mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 09:48:16 +00:00
db2f721ffc
Add support for Motorola MPC8266ADS board
* Patch by Kyle Harris, 19 Feb 2003:
patches for the Intel lubbock board:
memsetup.S - general cleanup (based on Robert's csb226 code)
flash.c - overhaul, actually works now
lubbock.c - fix init funcs to return proper value
* Patch by Kenneth Johansson, 26 Feb 2003:
- Fixed off by one in RFTA calculation.
- No need to abort when LDF is lower than we can program it's only
minimum timing so clamp it to what we can do.
- Takes function pointer to function for reading the spd_nvram. Usefull
for faking data or hardcode a module without the nvram.
- fix other user for above change
- fix some comments.
* Patches by Brian Waite, 26 Feb 2003:
- fix port for evb64260 board
- fix PCI for evb64260 board
- fix PCI scan
* Patch by Reinhard Meyer, 1 Mar 2003:
Add support for EMK TOP860 Module
* Patch by Yuli Barcohen, 02 Mar 2003:
Add SPD EEPROM support for MPC8260ADS board
710 lines
25 KiB
C
710 lines
25 KiB
C
/* PCI.c - PCI functions */
|
|
|
|
/* Copyright - Galileo technology. */
|
|
|
|
#include <common.h>
|
|
#include <pci.h>
|
|
|
|
#include <galileo/pci.h>
|
|
|
|
static const unsigned char pci_irq_swizzle[2][PCI_MAX_DEVICES] = {
|
|
#ifdef CONFIG_ZUMA_V2
|
|
{0,0,0,0,0,0,0,29, [8 ... PCI_MAX_DEVICES-1]=0},
|
|
{0,0,0,0,0,0,0,28, [8 ... PCI_MAX_DEVICES-1]=0}
|
|
#else /* EVB??? This is a guess */
|
|
{0,0,0,0,0,0,0,27,27, [9 ... PCI_MAX_DEVICES-1]=0},
|
|
{0,0,0,0,0,0,0,29,29, [9 ... PCI_MAX_DEVICES-1]=0}
|
|
#endif
|
|
};
|
|
|
|
static const unsigned int pci_p2p_configuration_reg[]={
|
|
PCI_0P2P_CONFIGURATION, PCI_1P2P_CONFIGURATION};
|
|
|
|
static const unsigned int pci_configuration_address[]={
|
|
PCI_0CONFIGURATION_ADDRESS, PCI_1CONFIGURATION_ADDRESS};
|
|
|
|
static const unsigned int pci_configuration_data[]={
|
|
PCI_0CONFIGURATION_DATA_VIRTUAL_REGISTER,
|
|
PCI_1CONFIGURATION_DATA_VIRTUAL_REGISTER};
|
|
|
|
static const unsigned int pci_error_cause_reg[]={
|
|
PCI_0ERROR_CAUSE, PCI_1ERROR_CAUSE};
|
|
|
|
static const unsigned int pci_arbiter_control[]={
|
|
PCI_0ARBITER_CONTROL, PCI_1ARBITER_CONTROL};
|
|
|
|
static const unsigned int pci_snoop_control_base_0_low[]={
|
|
PCI_0SNOOP_CONTROL_BASE_0_LOW, PCI_1SNOOP_CONTROL_BASE_0_LOW};
|
|
static const unsigned int pci_snoop_control_top_0[]={
|
|
PCI_0SNOOP_CONTROL_TOP_0, PCI_1SNOOP_CONTROL_TOP_0};
|
|
|
|
static const unsigned int pci_access_control_base_0_low[]={
|
|
PCI_0ACCESS_CONTROL_BASE_0_LOW, PCI_1ACCESS_CONTROL_BASE_0_LOW};
|
|
static const unsigned int pci_access_control_top_0[]={
|
|
PCI_0ACCESS_CONTROL_TOP_0, PCI_1ACCESS_CONTROL_TOP_0};
|
|
|
|
static const unsigned int pci_scs_bank_size[2][4] = {
|
|
{PCI_0SCS_0_BANK_SIZE, PCI_0SCS_1_BANK_SIZE,
|
|
PCI_0SCS_2_BANK_SIZE, PCI_0SCS_3_BANK_SIZE},
|
|
{PCI_1SCS_0_BANK_SIZE, PCI_1SCS_1_BANK_SIZE,
|
|
PCI_1SCS_2_BANK_SIZE, PCI_1SCS_3_BANK_SIZE}};
|
|
|
|
static const unsigned int pci_p2p_configuration[] = {
|
|
PCI_0P2P_CONFIGURATION, PCI_1P2P_CONFIGURATION};
|
|
|
|
static unsigned int local_buses[] = { 0, 0};
|
|
/********************************************************************
|
|
* pciWriteConfigReg - Write to a PCI configuration register
|
|
* - Make sure the GT is configured as a master before writing
|
|
* to another device on the PCI.
|
|
* - The function takes care of Big/Little endian conversion.
|
|
*
|
|
*
|
|
* Inputs: unsigned int regOffset: The register offset as it apears in the GT spec
|
|
* (or any other PCI device spec)
|
|
* pciDevNum: The device number needs to be addressed.
|
|
*
|
|
* Configuration Address 0xCF8:
|
|
*
|
|
* 31 30 24 23 16 15 11 10 8 7 2 0 <=bit Number
|
|
* |congif|Reserved| Bus |Device|Function|Register|00|
|
|
* |Enable| |Number|Number| Number | Number | | <=field Name
|
|
*
|
|
*********************************************************************/
|
|
void pciWriteConfigReg(PCI_HOST host, unsigned int regOffset,unsigned int pciDevNum,unsigned int data)
|
|
{
|
|
volatile unsigned int DataForAddrReg;
|
|
unsigned int functionNum;
|
|
unsigned int busNum = PCI_BUS(pciDevNum);
|
|
unsigned int addr;
|
|
|
|
if(pciDevNum > 32) /* illegal device Number */
|
|
return;
|
|
if(pciDevNum == SELF) /* configure our configuration space. */
|
|
{
|
|
pciDevNum = (GTREGREAD(pci_p2p_configuration_reg[host]) >> 24) & 0x1f;
|
|
busNum = GTREGREAD(pci_p2p_configuration_reg[host]) & 0xff0000;
|
|
}
|
|
functionNum = regOffset & 0x00000700;
|
|
pciDevNum = pciDevNum << 11;
|
|
regOffset = regOffset & 0xfc;
|
|
DataForAddrReg = ( regOffset | pciDevNum | functionNum | busNum) | BIT31;
|
|
GT_REG_WRITE(pci_configuration_address[host],DataForAddrReg);
|
|
GT_REG_READ(pci_configuration_address[host], &addr);
|
|
if (addr != DataForAddrReg) return;
|
|
GT_REG_WRITE(pci_configuration_data[host],data);
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciReadConfigReg - Read from a PCI0 configuration register
|
|
* - Make sure the GT is configured as a master before reading
|
|
* from another device on the PCI.
|
|
* - The function takes care of Big/Little endian conversion.
|
|
* INPUTS: regOffset: The register offset as it apears in the GT spec (or PCI
|
|
* spec)
|
|
* pciDevNum: The device number needs to be addressed.
|
|
* RETURNS: data , if the data == 0xffffffff check the master abort bit in the
|
|
* cause register to make sure the data is valid
|
|
*
|
|
* Configuration Address 0xCF8:
|
|
*
|
|
* 31 30 24 23 16 15 11 10 8 7 2 0 <=bit Number
|
|
* |congif|Reserved| Bus |Device|Function|Register|00|
|
|
* |Enable| |Number|Number| Number | Number | | <=field Name
|
|
*
|
|
*********************************************************************/
|
|
unsigned int pciReadConfigReg (PCI_HOST host, unsigned int regOffset,unsigned int pciDevNum)
|
|
{
|
|
volatile unsigned int DataForAddrReg;
|
|
unsigned int data;
|
|
unsigned int functionNum;
|
|
unsigned int busNum = PCI_BUS(pciDevNum);
|
|
|
|
if(pciDevNum > 32) /* illegal device Number */
|
|
return 0xffffffff;
|
|
if(pciDevNum == SELF) /* configure our configuration space. */
|
|
{
|
|
pciDevNum = (GTREGREAD(pci_p2p_configuration_reg[host]) >> 24) & 0x1f;
|
|
busNum = GTREGREAD(pci_p2p_configuration_reg[host]) & 0xff0000;
|
|
}
|
|
functionNum = regOffset & 0x00000700;
|
|
pciDevNum = pciDevNum << 11;
|
|
regOffset = regOffset & 0xfc;
|
|
DataForAddrReg = (regOffset | pciDevNum | functionNum | busNum) | BIT31 ;
|
|
GT_REG_WRITE(pci_configuration_address[host],DataForAddrReg);
|
|
GT_REG_READ(pci_configuration_address[host], &data);
|
|
if (data != DataForAddrReg)
|
|
return 0xffffffff;
|
|
GT_REG_READ(pci_configuration_data[host], &data);
|
|
return data;
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciOverBridgeWriteConfigReg - Write to a PCI configuration register where
|
|
* the agent is placed on another Bus. For more
|
|
* information read P2P in the PCI spec.
|
|
*
|
|
* Inputs: unsigned int regOffset - The register offset as it apears in the
|
|
* GT spec (or any other PCI device spec).
|
|
* unsigned int pciDevNum - The device number needs to be addressed.
|
|
* unsigned int busNum - On which bus does the Target agent connect
|
|
* to.
|
|
* unsigned int data - data to be written.
|
|
*
|
|
* Configuration Address 0xCF8:
|
|
*
|
|
* 31 30 24 23 16 15 11 10 8 7 2 0 <=bit Number
|
|
* |congif|Reserved| Bus |Device|Function|Register|01|
|
|
* |Enable| |Number|Number| Number | Number | | <=field Name
|
|
*
|
|
* The configuration Address is configure as type-I (bits[1:0] = '01') due to
|
|
* PCI spec referring to P2P.
|
|
*
|
|
*********************************************************************/
|
|
void pciOverBridgeWriteConfigReg(PCI_HOST host,
|
|
unsigned int regOffset,
|
|
unsigned int pciDevNum,
|
|
unsigned int busNum,unsigned int data)
|
|
{
|
|
unsigned int DataForReg;
|
|
unsigned int functionNum;
|
|
|
|
functionNum = regOffset & 0x00000700;
|
|
pciDevNum = pciDevNum << 11;
|
|
regOffset = regOffset & 0xff;
|
|
busNum = busNum << 16;
|
|
if(pciDevNum == SELF) /* This board */
|
|
{
|
|
DataForReg = ( regOffset | pciDevNum | functionNum) | BIT0;
|
|
}
|
|
else
|
|
{
|
|
DataForReg = ( regOffset | pciDevNum | functionNum | busNum) |
|
|
BIT31 | BIT0;
|
|
}
|
|
GT_REG_WRITE(pci_configuration_address[host],DataForReg);
|
|
if(pciDevNum == SELF) /* This board */
|
|
{
|
|
GT_REG_WRITE(pci_configuration_data[host],data);
|
|
}
|
|
else /* configuration Transaction over the pci. */
|
|
{
|
|
/* The PCI is working in LE Mode So it swap the Data. */
|
|
GT_REG_WRITE(pci_configuration_data[host],WORD_SWAP(data));
|
|
}
|
|
}
|
|
|
|
|
|
/********************************************************************
|
|
* pciOverBridgeReadConfigReg - Read from a PCIn configuration register where
|
|
* the agent target locate on another PCI bus.
|
|
* - Make sure the GT is configured as a master
|
|
* before reading from another device on the PCI.
|
|
* - The function takes care of Big/Little endian
|
|
* conversion.
|
|
* INPUTS: regOffset: The register offset as it apears in the GT spec (or PCI
|
|
* spec). (configuration register offset.)
|
|
* pciDevNum: The device number needs to be addressed.
|
|
* busNum: the Bus number where the agent is place.
|
|
* RETURNS: data , if the data == 0xffffffff check the master abort bit in the
|
|
* cause register to make sure the data is valid
|
|
*
|
|
* Configuration Address 0xCF8:
|
|
*
|
|
* 31 30 24 23 16 15 11 10 8 7 2 0 <=bit Number
|
|
* |congif|Reserved| Bus |Device|Function|Register|01|
|
|
* |Enable| |Number|Number| Number | Number | | <=field Name
|
|
*
|
|
*********************************************************************/
|
|
unsigned int pciOverBridgeReadConfigReg(PCI_HOST host,
|
|
unsigned int regOffset,
|
|
unsigned int pciDevNum,
|
|
unsigned int busNum)
|
|
{
|
|
unsigned int DataForReg;
|
|
unsigned int data;
|
|
unsigned int functionNum;
|
|
|
|
functionNum = regOffset & 0x00000700;
|
|
pciDevNum = pciDevNum << 11;
|
|
regOffset = regOffset & 0xff;
|
|
busNum = busNum << 16;
|
|
if (pciDevNum == SELF) /* This board */
|
|
{
|
|
DataForReg = (regOffset | pciDevNum | functionNum) | BIT31 ;
|
|
}
|
|
else /* agent on another bus */
|
|
{
|
|
DataForReg = (regOffset | pciDevNum | functionNum | busNum) |
|
|
BIT0 | BIT31 ;
|
|
}
|
|
GT_REG_WRITE(pci_configuration_address[host],DataForReg);
|
|
if (pciDevNum == SELF) /* This board */
|
|
{
|
|
GT_REG_READ(pci_configuration_data[host], &data);
|
|
return data;
|
|
}
|
|
else /* The PCI is working in LE Mode So it swap the Data. */
|
|
{
|
|
GT_REG_READ(pci_configuration_data[host], &data);
|
|
return WORD_SWAP(data);
|
|
}
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciGetRegOffset - Gets the register offset for this region config.
|
|
*
|
|
* INPUT: Bus, Region - The bus and region we ask for its base address.
|
|
* OUTPUT: N/A
|
|
* RETURNS: PCI register base address
|
|
*********************************************************************/
|
|
static unsigned int pciGetRegOffset(PCI_HOST host, PCI_REGION region)
|
|
{
|
|
switch (host)
|
|
{
|
|
case PCI_HOST0:
|
|
switch(region) {
|
|
case PCI_IO: return PCI_0I_O_LOW_DECODE_ADDRESS;
|
|
case PCI_REGION0: return PCI_0MEMORY0_LOW_DECODE_ADDRESS;
|
|
case PCI_REGION1: return PCI_0MEMORY1_LOW_DECODE_ADDRESS;
|
|
case PCI_REGION2: return PCI_0MEMORY2_LOW_DECODE_ADDRESS;
|
|
case PCI_REGION3: return PCI_0MEMORY3_LOW_DECODE_ADDRESS;
|
|
}
|
|
case PCI_HOST1:
|
|
switch(region) {
|
|
case PCI_IO: return PCI_1I_O_LOW_DECODE_ADDRESS;
|
|
case PCI_REGION0: return PCI_1MEMORY0_LOW_DECODE_ADDRESS;
|
|
case PCI_REGION1: return PCI_1MEMORY1_LOW_DECODE_ADDRESS;
|
|
case PCI_REGION2: return PCI_1MEMORY2_LOW_DECODE_ADDRESS;
|
|
case PCI_REGION3: return PCI_1MEMORY3_LOW_DECODE_ADDRESS;
|
|
}
|
|
}
|
|
return PCI_0MEMORY0_LOW_DECODE_ADDRESS;
|
|
}
|
|
|
|
static unsigned int pciGetRemapOffset(PCI_HOST host, PCI_REGION region)
|
|
{
|
|
switch (host)
|
|
{
|
|
case PCI_HOST0:
|
|
switch(region) {
|
|
case PCI_IO: return PCI_0I_O_ADDRESS_REMAP;
|
|
case PCI_REGION0: return PCI_0MEMORY0_ADDRESS_REMAP;
|
|
case PCI_REGION1: return PCI_0MEMORY1_ADDRESS_REMAP;
|
|
case PCI_REGION2: return PCI_0MEMORY2_ADDRESS_REMAP;
|
|
case PCI_REGION3: return PCI_0MEMORY3_ADDRESS_REMAP;
|
|
}
|
|
case PCI_HOST1:
|
|
switch(region) {
|
|
case PCI_IO: return PCI_1I_O_ADDRESS_REMAP;
|
|
case PCI_REGION0: return PCI_1MEMORY0_ADDRESS_REMAP;
|
|
case PCI_REGION1: return PCI_1MEMORY1_ADDRESS_REMAP;
|
|
case PCI_REGION2: return PCI_1MEMORY2_ADDRESS_REMAP;
|
|
case PCI_REGION3: return PCI_1MEMORY3_ADDRESS_REMAP;
|
|
}
|
|
}
|
|
return PCI_0MEMORY0_ADDRESS_REMAP;
|
|
}
|
|
|
|
bool pciMapSpace(PCI_HOST host, PCI_REGION region, unsigned int remapBase, unsigned int bankBase,unsigned int bankLength)
|
|
{
|
|
unsigned int low=0xfff;
|
|
unsigned int high=0x0;
|
|
unsigned int regOffset=pciGetRegOffset(host, region);
|
|
unsigned int remapOffset=pciGetRemapOffset(host, region);
|
|
|
|
if(bankLength!=0) {
|
|
low = (bankBase >> 20) & 0xfff;
|
|
high=((bankBase+bankLength)>>20)-1;
|
|
}
|
|
|
|
GT_REG_WRITE(regOffset, low | (1<<24)); /* no swapping */
|
|
GT_REG_WRITE(regOffset+8, high);
|
|
|
|
if(bankLength!=0) { /* must do AFTER writing maps */
|
|
GT_REG_WRITE(remapOffset, remapBase>>20); /* sorry, 32 bits only.
|
|
dont support upper 32
|
|
in this driver */
|
|
}
|
|
return true;
|
|
}
|
|
|
|
unsigned int pciGetSpaceBase(PCI_HOST host, PCI_REGION region)
|
|
{
|
|
unsigned int low;
|
|
unsigned int regOffset=pciGetRegOffset(host, region);
|
|
GT_REG_READ(regOffset,&low);
|
|
return (low&0xfff)<<20;
|
|
}
|
|
|
|
unsigned int pciGetSpaceSize(PCI_HOST host, PCI_REGION region)
|
|
{
|
|
unsigned int low,high;
|
|
unsigned int regOffset=pciGetRegOffset(host, region);
|
|
GT_REG_READ(regOffset,&low);
|
|
GT_REG_READ(regOffset+8,&high);
|
|
high&=0xfff;
|
|
low&=0xfff;
|
|
if(high<=low) return 0;
|
|
return (high+1-low)<<20;
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciMapMemoryBank - Maps PCI_host memory bank "bank" for the slave.
|
|
*
|
|
* Inputs: base and size of PCI SCS
|
|
*********************************************************************/
|
|
void pciMapMemoryBank(PCI_HOST host, MEMORY_BANK bank, unsigned int pciDramBase,unsigned int pciDramSize)
|
|
{
|
|
pciDramBase = pciDramBase & 0xfffff000;
|
|
pciDramBase = pciDramBase | (pciReadConfigReg(host,
|
|
PCI_SCS_0_BASE_ADDRESS + 4*bank,SELF) & 0x00000fff);
|
|
pciWriteConfigReg(host,PCI_SCS_0_BASE_ADDRESS + 4*bank,SELF,pciDramBase);
|
|
if(pciDramSize == 0)
|
|
pciDramSize ++;
|
|
GT_REG_WRITE(pci_scs_bank_size[host][bank], pciDramSize-1);
|
|
}
|
|
|
|
|
|
/********************************************************************
|
|
* pciSetRegionFeatures - This function modifys one of the 8 regions with
|
|
* feature bits given as an input.
|
|
* - Be advised to check the spec before modifying them.
|
|
* Inputs: PCI_PROTECT_REGION region - one of the eight regions.
|
|
* unsigned int features - See file: pci.h there are defintion for those
|
|
* region features.
|
|
* unsigned int baseAddress - The region base Address.
|
|
* unsigned int topAddress - The region top Address.
|
|
* Returns: false if one of the parameters is erroneous true otherwise.
|
|
*********************************************************************/
|
|
bool pciSetRegionFeatures(PCI_HOST host, PCI_ACCESS_REGIONS region,unsigned int features,
|
|
unsigned int baseAddress,unsigned int regionLength)
|
|
{
|
|
unsigned int accessLow;
|
|
unsigned int accessHigh;
|
|
unsigned int accessTop = baseAddress + regionLength;
|
|
|
|
if(regionLength == 0) /* close the region. */
|
|
{
|
|
pciDisableAccessRegion(host, region);
|
|
return true;
|
|
}
|
|
/* base Address is store is bits [11:0] */
|
|
accessLow = (baseAddress & 0xfff00000) >> 20;
|
|
/* All the features are update according to the defines in pci.h (to be on
|
|
the safe side we disable bits: [11:0] */
|
|
accessLow = accessLow | (features & 0xfffff000);
|
|
/* write to the Low Access Region register */
|
|
GT_REG_WRITE( pci_access_control_base_0_low[host] + 0x10*region,accessLow);
|
|
|
|
accessHigh = (accessTop & 0xfff00000) >> 20;
|
|
|
|
/* write to the High Access Region register */
|
|
GT_REG_WRITE(pci_access_control_top_0[host] + 0x10*region,accessHigh - 1);
|
|
return true;
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciDisableAccessRegion - Disable The given Region by writing MAX size
|
|
* to its low Address and MIN size to its high Address.
|
|
*
|
|
* Inputs: PCI_ACCESS_REGIONS region - The region we to be Disabled.
|
|
* Returns: N/A.
|
|
*********************************************************************/
|
|
void pciDisableAccessRegion(PCI_HOST host, PCI_ACCESS_REGIONS region)
|
|
{
|
|
/* writing back the registers default values. */
|
|
GT_REG_WRITE(pci_access_control_base_0_low[host] + 0x10*region,0x01001fff);
|
|
GT_REG_WRITE(pci_access_control_top_0[host] + 0x10*region,0);
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciArbiterEnable - Enables PCI-0`s Arbitration mechanism.
|
|
*
|
|
* Inputs: N/A
|
|
* Returns: true.
|
|
*********************************************************************/
|
|
bool pciArbiterEnable(PCI_HOST host)
|
|
{
|
|
unsigned int regData;
|
|
|
|
GT_REG_READ(pci_arbiter_control[host],®Data);
|
|
GT_REG_WRITE(pci_arbiter_control[host],regData | BIT31);
|
|
return true;
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciArbiterDisable - Disable PCI-0`s Arbitration mechanism.
|
|
*
|
|
* Inputs: N/A
|
|
* Returns: true
|
|
*********************************************************************/
|
|
bool pciArbiterDisable(PCI_HOST host)
|
|
{
|
|
unsigned int regData;
|
|
|
|
GT_REG_READ(pci_arbiter_control[host],®Data);
|
|
GT_REG_WRITE(pci_arbiter_control[host],regData & 0x7fffffff);
|
|
return true;
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciParkingDisable - Park on last option disable, with this function you can
|
|
* disable the park on last mechanism for each agent.
|
|
* disabling this option for all agents results parking
|
|
* on the internal master.
|
|
*
|
|
* Inputs: PCI_AGENT_PARK internalAgent - parking Disable for internal agent.
|
|
* PCI_AGENT_PARK externalAgent0 - parking Disable for external#0 agent.
|
|
* PCI_AGENT_PARK externalAgent1 - parking Disable for external#1 agent.
|
|
* PCI_AGENT_PARK externalAgent2 - parking Disable for external#2 agent.
|
|
* PCI_AGENT_PARK externalAgent3 - parking Disable for external#3 agent.
|
|
* PCI_AGENT_PARK externalAgent4 - parking Disable for external#4 agent.
|
|
* PCI_AGENT_PARK externalAgent5 - parking Disable for external#5 agent.
|
|
* Returns: true
|
|
*********************************************************************/
|
|
bool pciParkingDisable(PCI_HOST host, PCI_AGENT_PARK internalAgent,
|
|
PCI_AGENT_PARK externalAgent0,
|
|
PCI_AGENT_PARK externalAgent1,
|
|
PCI_AGENT_PARK externalAgent2,
|
|
PCI_AGENT_PARK externalAgent3,
|
|
PCI_AGENT_PARK externalAgent4,
|
|
PCI_AGENT_PARK externalAgent5)
|
|
{
|
|
unsigned int regData;
|
|
unsigned int writeData;
|
|
|
|
GT_REG_READ(pci_arbiter_control[host],®Data);
|
|
writeData = (internalAgent << 14) + (externalAgent0 << 15) + \
|
|
(externalAgent1 << 16) + (externalAgent2 << 17) + \
|
|
(externalAgent3 << 18) + (externalAgent4 << 19) + \
|
|
(externalAgent5 << 20);
|
|
regData = (regData & ~(0x7f<<14)) | writeData;
|
|
GT_REG_WRITE(pci_arbiter_control[host],regData);
|
|
return true;
|
|
}
|
|
|
|
/********************************************************************
|
|
* pciSetRegionSnoopMode - This function modifys one of the 4 regions which
|
|
* supports Cache Coherency in the PCI_n interface.
|
|
* Inputs: region - One of the four regions.
|
|
* snoopType - There is four optional Types:
|
|
* 1. No Snoop.
|
|
* 2. Snoop to WT region.
|
|
* 3. Snoop to WB region.
|
|
* 4. Snoop & Invalidate to WB region.
|
|
* baseAddress - Base Address of this region.
|
|
* regionLength - Region length.
|
|
* Returns: false if one of the parameters is wrong otherwise return true.
|
|
*********************************************************************/
|
|
bool pciSetRegionSnoopMode(PCI_HOST host, PCI_SNOOP_REGION region,PCI_SNOOP_TYPE snoopType,
|
|
unsigned int baseAddress,
|
|
unsigned int regionLength)
|
|
{
|
|
unsigned int snoopXbaseAddress;
|
|
unsigned int snoopXtopAddress;
|
|
unsigned int data;
|
|
unsigned int snoopHigh = baseAddress + regionLength;
|
|
|
|
if( (region > PCI_SNOOP_REGION3) || (snoopType > PCI_SNOOP_WB) )
|
|
return false;
|
|
snoopXbaseAddress = pci_snoop_control_base_0_low[host] + 0x10 * region;
|
|
snoopXtopAddress = pci_snoop_control_top_0[host] + 0x10 * region;
|
|
if(regionLength == 0) /* closing the region */
|
|
{
|
|
GT_REG_WRITE(snoopXbaseAddress,0x0000ffff);
|
|
GT_REG_WRITE(snoopXtopAddress,0);
|
|
return true;
|
|
}
|
|
baseAddress = baseAddress & 0xfff00000; /* Granularity of 1MByte */
|
|
data = (baseAddress >> 20) | snoopType << 12;
|
|
GT_REG_WRITE(snoopXbaseAddress,data);
|
|
snoopHigh = (snoopHigh & 0xfff00000) >> 20;
|
|
GT_REG_WRITE(snoopXtopAddress,snoopHigh - 1);
|
|
return true;
|
|
}
|
|
|
|
/*
|
|
*
|
|
*/
|
|
|
|
static int gt_read_config_dword(struct pci_controller *hose,
|
|
pci_dev_t dev,
|
|
int offset, u32* value)
|
|
{
|
|
int bus = PCI_BUS(dev);
|
|
|
|
if ((bus == local_buses[0]) || (bus == local_buses[1])){
|
|
*value = pciReadConfigReg((PCI_HOST) hose->cfg_addr, offset,
|
|
PCI_DEV(dev));
|
|
} else {
|
|
*value = pciOverBridgeReadConfigReg((PCI_HOST) hose->cfg_addr,
|
|
offset, PCI_DEV(dev), bus);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int gt_write_config_dword(struct pci_controller *hose,
|
|
pci_dev_t dev,
|
|
int offset, u32 value)
|
|
{
|
|
int bus = PCI_BUS(dev);
|
|
|
|
if ((bus == local_buses[0]) || (bus == local_buses[1])){
|
|
pciWriteConfigReg((PCI_HOST)hose->cfg_addr, offset,
|
|
PCI_DEV(dev), value);
|
|
} else {
|
|
pciOverBridgeWriteConfigReg((PCI_HOST)hose->cfg_addr, offset,
|
|
PCI_DEV(dev), value, bus);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
*
|
|
*/
|
|
|
|
static void gt_setup_ide(struct pci_controller *hose,
|
|
pci_dev_t dev, struct pci_config_table *entry)
|
|
{
|
|
static const int ide_bar[]={8,4,8,4,0,0};
|
|
u32 bar_response, bar_value;
|
|
int bar;
|
|
|
|
for (bar=0; bar<6; bar++)
|
|
{
|
|
pci_write_config_dword(dev, PCI_BASE_ADDRESS_0 + bar*4, 0x0);
|
|
pci_read_config_dword(dev, PCI_BASE_ADDRESS_0 + bar*4, &bar_response);
|
|
|
|
pciauto_region_allocate(bar_response & PCI_BASE_ADDRESS_SPACE_IO ?
|
|
hose->pci_io : hose->pci_mem, ide_bar[bar], &bar_value);
|
|
|
|
pci_write_config_dword(dev, PCI_BASE_ADDRESS_0 + bar*4, bar_value);
|
|
}
|
|
}
|
|
|
|
static void gt_fixup_irq(struct pci_controller *hose, pci_dev_t dev)
|
|
{
|
|
unsigned char pin, irq;
|
|
|
|
pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &pin);
|
|
|
|
if(pin == 1) { /* only allow INT A */
|
|
irq = pci_irq_swizzle[(PCI_HOST)hose->cfg_addr][PCI_DEV(dev)];
|
|
if(irq)
|
|
pci_write_config_byte(dev, PCI_INTERRUPT_LINE, irq);
|
|
}
|
|
}
|
|
|
|
struct pci_config_table gt_config_table[] = {
|
|
{ PCI_ANY_ID, PCI_ANY_ID, PCI_CLASS_STORAGE_IDE,
|
|
PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, gt_setup_ide},
|
|
|
|
{ }
|
|
};
|
|
|
|
struct pci_controller pci0_hose = {
|
|
fixup_irq: gt_fixup_irq,
|
|
config_table: gt_config_table,
|
|
};
|
|
|
|
struct pci_controller pci1_hose = {
|
|
fixup_irq: gt_fixup_irq,
|
|
config_table: gt_config_table,
|
|
};
|
|
|
|
void
|
|
pci_init_board(void)
|
|
{
|
|
unsigned int command;
|
|
|
|
pci0_hose.first_busno = 0;
|
|
pci0_hose.last_busno = 0xff;
|
|
local_buses[0] = pci0_hose.first_busno;
|
|
/* PCI memory space */
|
|
pci_set_region(pci0_hose.regions + 0,
|
|
CFG_PCI0_0_MEM_SPACE,
|
|
CFG_PCI0_0_MEM_SPACE,
|
|
CFG_PCI0_MEM_SIZE,
|
|
PCI_REGION_MEM);
|
|
|
|
/* PCI I/O space */
|
|
pci_set_region(pci0_hose.regions + 1,
|
|
CFG_PCI0_IO_SPACE_PCI,
|
|
CFG_PCI0_IO_SPACE,
|
|
CFG_PCI0_IO_SIZE,
|
|
PCI_REGION_IO);
|
|
|
|
pci_set_ops(&pci0_hose,
|
|
pci_hose_read_config_byte_via_dword,
|
|
pci_hose_read_config_word_via_dword,
|
|
gt_read_config_dword,
|
|
pci_hose_write_config_byte_via_dword,
|
|
pci_hose_write_config_word_via_dword,
|
|
gt_write_config_dword);
|
|
|
|
pci0_hose.region_count = 2;
|
|
|
|
pci0_hose.cfg_addr = (unsigned int*) PCI_HOST0;
|
|
|
|
pci_register_hose(&pci0_hose);
|
|
|
|
pciArbiterEnable(PCI_HOST0);
|
|
pciParkingDisable(PCI_HOST0,1,1,1,1,1,1,1);
|
|
|
|
command = pciReadConfigReg(PCI_HOST0, PCI_COMMAND, SELF);
|
|
command |= PCI_COMMAND_MASTER;
|
|
pciWriteConfigReg(PCI_HOST0, PCI_COMMAND, SELF, command);
|
|
|
|
pci0_hose.last_busno = pci_hose_scan(&pci0_hose);
|
|
|
|
command = pciReadConfigReg(PCI_HOST0, PCI_COMMAND, SELF);
|
|
command |= PCI_COMMAND_MEMORY;
|
|
pciWriteConfigReg(PCI_HOST0, PCI_COMMAND, SELF, command);
|
|
|
|
pci1_hose.first_busno = pci0_hose.last_busno + 1;
|
|
pci1_hose.last_busno = 0xff;
|
|
pci1_hose.current_busno = pci0_hose.current_busno;
|
|
local_buses[1] = pci1_hose.first_busno;
|
|
|
|
/* PCI memory space */
|
|
pci_set_region(pci1_hose.regions + 0,
|
|
CFG_PCI1_0_MEM_SPACE,
|
|
CFG_PCI1_0_MEM_SPACE,
|
|
CFG_PCI1_MEM_SIZE,
|
|
PCI_REGION_MEM);
|
|
|
|
/* PCI I/O space */
|
|
pci_set_region(pci1_hose.regions + 1,
|
|
CFG_PCI1_IO_SPACE_PCI,
|
|
CFG_PCI1_IO_SPACE,
|
|
CFG_PCI1_IO_SIZE,
|
|
PCI_REGION_IO);
|
|
|
|
pci_set_ops(&pci1_hose,
|
|
pci_hose_read_config_byte_via_dword,
|
|
pci_hose_read_config_word_via_dword,
|
|
gt_read_config_dword,
|
|
pci_hose_write_config_byte_via_dword,
|
|
pci_hose_write_config_word_via_dword,
|
|
gt_write_config_dword);
|
|
|
|
pci1_hose.region_count = 2;
|
|
|
|
pci1_hose.cfg_addr = (unsigned int*) PCI_HOST1;
|
|
|
|
pci_register_hose(&pci1_hose);
|
|
|
|
pciArbiterEnable(PCI_HOST1);
|
|
pciParkingDisable(PCI_HOST1,1,1,1,1,1,1,1);
|
|
|
|
command = pciReadConfigReg(PCI_HOST1, PCI_COMMAND, SELF);
|
|
command |= PCI_COMMAND_MASTER;
|
|
pciWriteConfigReg(PCI_HOST1, PCI_COMMAND, SELF, command);
|
|
|
|
pci1_hose.last_busno = pci_hose_scan(&pci1_hose);
|
|
|
|
command = pciReadConfigReg(PCI_HOST1, PCI_COMMAND, SELF);
|
|
command |= PCI_COMMAND_MEMORY;
|
|
pciWriteConfigReg(PCI_HOST1, PCI_COMMAND, SELF, command);
|
|
}
|