mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 09:27:35 +00:00
4c043712e9
Currently the controller by default enables the Receive Detect feature in P3 mode in USB 3.0 PHY. However, USB 3.0 PHY does not reliably support receive detection in P3 mode. Enabling the USB3 controller to configure USB in P2 mode whenever the Receive Detect feature is required. Signed-off-by: Sriram Dash <sriram.dash@nxp.com> Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com>
100 lines
2.7 KiB
C
100 lines
2.7 KiB
C
/*
|
|
* Freescale USB Controller
|
|
*
|
|
* Copyright 2013 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _ASM_FSL_USB_H_
|
|
#define _ASM_FSL_USB_H_
|
|
|
|
#ifdef CONFIG_SYS_FSL_USB_DUAL_PHY_ENABLE
|
|
struct ccsr_usb_port_ctrl {
|
|
u32 ctrl;
|
|
u32 drvvbuscfg;
|
|
u32 pwrfltcfg;
|
|
u32 sts;
|
|
u8 res_14[0xc];
|
|
u32 bistcfg;
|
|
u32 biststs;
|
|
u32 abistcfg;
|
|
u32 abiststs;
|
|
u8 res_30[0x10];
|
|
u32 xcvrprg;
|
|
u32 anaprg;
|
|
u32 anadrv;
|
|
u32 anasts;
|
|
};
|
|
|
|
struct ccsr_usb_phy {
|
|
u32 id;
|
|
struct ccsr_usb_port_ctrl port1;
|
|
u8 res_50[0xc];
|
|
u32 tvr;
|
|
u32 pllprg[4];
|
|
u8 res_70[0x4];
|
|
u32 anaccfg;
|
|
u32 dbg;
|
|
u8 res_7c[0x4];
|
|
struct ccsr_usb_port_ctrl port2;
|
|
u8 res_dc[0x334];
|
|
};
|
|
|
|
#define CONFIG_SYS_FSL_USB_CTRL_PHY_EN (1 << 0)
|
|
#define CONFIG_SYS_FSL_USB_DRVVBUS_CR_EN (1 << 1)
|
|
#define CONFIG_SYS_FSL_USB_PWRFLT_CR_EN (1 << 1)
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG1_PHY_DIV (1 << 0)
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG2_PHY2_CLK_EN (1 << 0)
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG2_PHY1_CLK_EN (1 << 1)
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG2_FRAC_LPF_EN (1 << 13)
|
|
#ifdef CONFIG_SYS_FSL_SINGLE_SOURCE_CLK
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG2_REF_DIV_INTERNAL_CLK (5 << 4)
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG2_MFI_INTERNAL_CLK (6 << 16)
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_SOC_CLK_EN (1 << 20)
|
|
#endif
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG2_REF_DIV (1 << 4)
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG2_MFI (5 << 16)
|
|
#define CONFIG_SYS_FSL_USB_PLLPRG2_PLL_EN (1 << 21)
|
|
#define CONFIG_SYS_FSL_USB_SYS_CLK_VALID (1 << 0)
|
|
#define CONFIG_SYS_FSL_USB_XCVRPRG_HS_DCNT_PROG_EN (1 << 7)
|
|
#define CONFIG_SYS_FSL_USB_XCVRPRG_HS_DCNT_PROG_MASK (3 << 4)
|
|
|
|
#define INC_DCNT_THRESHOLD_25MV (0 << 4)
|
|
#define INC_DCNT_THRESHOLD_50MV (1 << 4)
|
|
#define DEC_DCNT_THRESHOLD_25MV (2 << 4)
|
|
#define DEC_DCNT_THRESHOLD_50MV (3 << 4)
|
|
#else
|
|
struct ccsr_usb_phy {
|
|
u32 config1;
|
|
u32 config2;
|
|
u32 config3;
|
|
u32 config4;
|
|
u32 config5;
|
|
u32 status1;
|
|
u32 usb_enable_override;
|
|
u8 res[0xe4];
|
|
};
|
|
#define CONFIG_SYS_FSL_USB_HS_DISCNCT_INC (3 << 22)
|
|
#define CONFIG_SYS_FSL_USB_RX_AUTO_CAL_RD_WR_SEL (1 << 20)
|
|
#define CONFIG_SYS_FSL_USB_SQUELCH_PROG_WR_0 13
|
|
#define CONFIG_SYS_FSL_USB_SQUELCH_PROG_WR_3 16
|
|
#define CONFIG_SYS_FSL_USB_SQUELCH_PROG_RD_0 0
|
|
#define CONFIG_SYS_FSL_USB_SQUELCH_PROG_RD_3 3
|
|
#define CONFIG_SYS_FSL_USB_ENABLE_OVERRIDE 1
|
|
#define CONFIG_SYS_FSL_USB_SQUELCH_PROG_MASK 0x07
|
|
#endif
|
|
|
|
/* USB Erratum Checking code */
|
|
#if defined(CONFIG_PPC) || defined(CONFIG_ARM)
|
|
bool has_dual_phy(void);
|
|
bool has_erratum_a006261(void);
|
|
bool has_erratum_a007075(void);
|
|
bool has_erratum_a007798(void);
|
|
bool has_erratum_a007792(void);
|
|
bool has_erratum_a005697(void);
|
|
bool has_erratum_a004477(void);
|
|
bool has_erratum_a008751(void);
|
|
bool has_erratum_a010151(void);
|
|
#endif
|
|
#endif /*_ASM_FSL_USB_H_ */
|