mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-19 17:53:08 +00:00
185f812c41
Sphinx expects Return: and not @return to indicate a return value.
find . -name '*.c' -exec \
sed -i 's/^\(\s\)\*\(\s*\)@return\(\s\)/\1*\2Return:\3/' {} \;
find . -name '*.h' -exec \
sed -i 's/^\(\s\)\*\(\s*\)@return\(\s\)/\1*\2Return:\3/' {} \;
Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
44 lines
1.4 KiB
C
44 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2020 Microchip Technology Inc.
|
|
* Padmarao Begari <padmarao.begari@microchip.com>
|
|
*/
|
|
#ifndef __MICROCHIP_MPFS_CLK_H
|
|
#define __MICROCHIP_MPFS_CLK_H
|
|
|
|
#include <linux/clk-provider.h>
|
|
/**
|
|
* mpfs_clk_register_cfgs() - register configuration clocks
|
|
*
|
|
* @base: base address of the mpfs system register.
|
|
* @clk_rate: the mpfs pll clock rate.
|
|
* @parent_name: a pointer to parent clock name.
|
|
* Return: zero on success, or a negative error code.
|
|
*/
|
|
int mpfs_clk_register_cfgs(void __iomem *base, u32 clk_rate,
|
|
const char *parent_name);
|
|
/**
|
|
* mpfs_clk_register_periphs() - register peripheral clocks
|
|
*
|
|
* @base: base address of the mpfs system register.
|
|
* @clk_rate: the mpfs pll clock rate.
|
|
* @parent_name: a pointer to parent clock name.
|
|
* Return: zero on success, or a negative error code.
|
|
*/
|
|
int mpfs_clk_register_periphs(void __iomem *base, u32 clk_rate,
|
|
const char *parent_name);
|
|
/**
|
|
* divider_get_val() - get the clock divider value
|
|
*
|
|
* @rate: requested clock rate.
|
|
* @parent_rate: parent clock rate.
|
|
* @table: a pointer to clock divider table.
|
|
* @width: width of the divider bit field.
|
|
* @flags: common clock framework flags.
|
|
* Return: divider value on success, or a negative error code.
|
|
*/
|
|
int divider_get_val(unsigned long rate, unsigned long parent_rate,
|
|
const struct clk_div_table *table,
|
|
u8 width, unsigned long flags);
|
|
|
|
#endif /* __MICROCHIP_MPFS_CLK_H */
|