mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 14:23:00 +00:00
2755 lines
229 KiB
C
2755 lines
229 KiB
C
/* DO NOT EDIT THIS FILE
|
|
* Automatically generated by generate-cdef-headers.xsl
|
|
* DO NOT EDIT THIS FILE
|
|
*/
|
|
|
|
#ifndef __BFIN_CDEF_ADSP_EDN_BF534_extended__
|
|
#define __BFIN_CDEF_ADSP_EDN_BF534_extended__
|
|
|
|
#define pPLL_CTL ((uint16_t volatile *)PLL_CTL) /* PLL Control Register */
|
|
#define bfin_read_PLL_CTL() bfin_read16(PLL_CTL)
|
|
#define bfin_write_PLL_CTL(val) bfin_write16(PLL_CTL, val)
|
|
#define pPLL_DIV ((uint16_t volatile *)PLL_DIV) /* PLL Divide Register */
|
|
#define bfin_read_PLL_DIV() bfin_read16(PLL_DIV)
|
|
#define bfin_write_PLL_DIV(val) bfin_write16(PLL_DIV, val)
|
|
#define pVR_CTL ((uint16_t volatile *)VR_CTL) /* Voltage Regulator Control Register */
|
|
#define bfin_read_VR_CTL() bfin_read16(VR_CTL)
|
|
#define bfin_write_VR_CTL(val) bfin_write16(VR_CTL, val)
|
|
#define pPLL_STAT ((uint16_t volatile *)PLL_STAT) /* PLL Status Register */
|
|
#define bfin_read_PLL_STAT() bfin_read16(PLL_STAT)
|
|
#define bfin_write_PLL_STAT(val) bfin_write16(PLL_STAT, val)
|
|
#define pPLL_LOCKCNT ((uint16_t volatile *)PLL_LOCKCNT) /* PLL Lock Count Register */
|
|
#define bfin_read_PLL_LOCKCNT() bfin_read16(PLL_LOCKCNT)
|
|
#define bfin_write_PLL_LOCKCNT(val) bfin_write16(PLL_LOCKCNT, val)
|
|
#define pSWRST ((uint16_t volatile *)SWRST) /* Software Reset Register */
|
|
#define bfin_read_SWRST() bfin_read16(SWRST)
|
|
#define bfin_write_SWRST(val) bfin_write16(SWRST, val)
|
|
#define pSYSCR ((uint16_t volatile *)SYSCR) /* System Configuration Register */
|
|
#define bfin_read_SYSCR() bfin_read16(SYSCR)
|
|
#define bfin_write_SYSCR(val) bfin_write16(SYSCR, val)
|
|
#define pSIC_RVECT ((uint32_t volatile *)SIC_RVECT) /* Interrupt Reset Vector Address Register */
|
|
#define bfin_read_SIC_RVECT() bfin_read32(SIC_RVECT)
|
|
#define bfin_write_SIC_RVECT(val) bfin_write32(SIC_RVECT, val)
|
|
#define pSIC_IMASK ((uint32_t volatile *)SIC_IMASK) /* Interrupt Mask Register */
|
|
#define bfin_read_SIC_IMASK() bfin_read32(SIC_IMASK)
|
|
#define bfin_write_SIC_IMASK(val) bfin_write32(SIC_IMASK, val)
|
|
#define pSIC_IAR0 ((uint32_t volatile *)SIC_IAR0) /* Interrupt Assignment Register 0 */
|
|
#define bfin_read_SIC_IAR0() bfin_read32(SIC_IAR0)
|
|
#define bfin_write_SIC_IAR0(val) bfin_write32(SIC_IAR0, val)
|
|
#define pSIC_IAR1 ((uint32_t volatile *)SIC_IAR1) /* Interrupt Assignment Register 1 */
|
|
#define bfin_read_SIC_IAR1() bfin_read32(SIC_IAR1)
|
|
#define bfin_write_SIC_IAR1(val) bfin_write32(SIC_IAR1, val)
|
|
#define pSIC_IAR2 ((uint32_t volatile *)SIC_IAR2) /* Interrupt Assignment Register 2 */
|
|
#define bfin_read_SIC_IAR2() bfin_read32(SIC_IAR2)
|
|
#define bfin_write_SIC_IAR2(val) bfin_write32(SIC_IAR2, val)
|
|
#define pSIC_IAR3 ((uint32_t volatile *)SIC_IAR3) /* Interrupt Assignment Register 3 */
|
|
#define bfin_read_SIC_IAR3() bfin_read32(SIC_IAR3)
|
|
#define bfin_write_SIC_IAR3(val) bfin_write32(SIC_IAR3, val)
|
|
#define pSIC_ISR ((uint32_t volatile *)SIC_ISR) /* Interrupt Status Register */
|
|
#define bfin_read_SIC_ISR() bfin_read32(SIC_ISR)
|
|
#define bfin_write_SIC_ISR(val) bfin_write32(SIC_ISR, val)
|
|
#define pSIC_IWR ((uint32_t volatile *)SIC_IWR) /* Interrupt Wakeup Register */
|
|
#define bfin_read_SIC_IWR() bfin_read32(SIC_IWR)
|
|
#define bfin_write_SIC_IWR(val) bfin_write32(SIC_IWR, val)
|
|
#define pWDOG_CTL ((uint16_t volatile *)WDOG_CTL) /* Watchdog Control Register */
|
|
#define bfin_read_WDOG_CTL() bfin_read16(WDOG_CTL)
|
|
#define bfin_write_WDOG_CTL(val) bfin_write16(WDOG_CTL, val)
|
|
#define pWDOG_CNT ((uint32_t volatile *)WDOG_CNT) /* Watchdog Count Register */
|
|
#define bfin_read_WDOG_CNT() bfin_read32(WDOG_CNT)
|
|
#define bfin_write_WDOG_CNT(val) bfin_write32(WDOG_CNT, val)
|
|
#define pWDOG_STAT ((uint32_t volatile *)WDOG_STAT) /* Watchdog Status Register */
|
|
#define bfin_read_WDOG_STAT() bfin_read32(WDOG_STAT)
|
|
#define bfin_write_WDOG_STAT(val) bfin_write32(WDOG_STAT, val)
|
|
#define pRTC_STAT ((uint32_t volatile *)RTC_STAT) /* RTC Status Register */
|
|
#define bfin_read_RTC_STAT() bfin_read32(RTC_STAT)
|
|
#define bfin_write_RTC_STAT(val) bfin_write32(RTC_STAT, val)
|
|
#define pRTC_ICTL ((uint16_t volatile *)RTC_ICTL) /* RTC Interrupt Control Register */
|
|
#define bfin_read_RTC_ICTL() bfin_read16(RTC_ICTL)
|
|
#define bfin_write_RTC_ICTL(val) bfin_write16(RTC_ICTL, val)
|
|
#define pRTC_ISTAT ((uint16_t volatile *)RTC_ISTAT) /* RTC Interrupt Status Register */
|
|
#define bfin_read_RTC_ISTAT() bfin_read16(RTC_ISTAT)
|
|
#define bfin_write_RTC_ISTAT(val) bfin_write16(RTC_ISTAT, val)
|
|
#define pRTC_SWCNT ((uint16_t volatile *)RTC_SWCNT) /* RTC Stopwatch Count Register */
|
|
#define bfin_read_RTC_SWCNT() bfin_read16(RTC_SWCNT)
|
|
#define bfin_write_RTC_SWCNT(val) bfin_write16(RTC_SWCNT, val)
|
|
#define pRTC_ALARM ((uint32_t volatile *)RTC_ALARM) /* RTC Alarm Time Register */
|
|
#define bfin_read_RTC_ALARM() bfin_read32(RTC_ALARM)
|
|
#define bfin_write_RTC_ALARM(val) bfin_write32(RTC_ALARM, val)
|
|
#define pRTC_PREN ((uint16_t volatile *)RTC_PREN) /* RTC Prescaler Enable Register */
|
|
#define bfin_read_RTC_PREN() bfin_read16(RTC_PREN)
|
|
#define bfin_write_RTC_PREN(val) bfin_write16(RTC_PREN, val)
|
|
#define pUART0_THR ((uint16_t volatile *)UART0_THR) /* Transmit Holding register */
|
|
#define bfin_read_UART0_THR() bfin_read16(UART0_THR)
|
|
#define bfin_write_UART0_THR(val) bfin_write16(UART0_THR, val)
|
|
#define pUART0_RBR ((uint16_t volatile *)UART0_RBR) /* Receive Buffer register */
|
|
#define bfin_read_UART0_RBR() bfin_read16(UART0_RBR)
|
|
#define bfin_write_UART0_RBR(val) bfin_write16(UART0_RBR, val)
|
|
#define pUART0_DLL ((uint16_t volatile *)UART0_DLL) /* Divisor Latch (Low-Byte) */
|
|
#define bfin_read_UART0_DLL() bfin_read16(UART0_DLL)
|
|
#define bfin_write_UART0_DLL(val) bfin_write16(UART0_DLL, val)
|
|
#define pUART0_IER ((uint16_t volatile *)UART0_IER) /* Interrupt Enable Register */
|
|
#define bfin_read_UART0_IER() bfin_read16(UART0_IER)
|
|
#define bfin_write_UART0_IER(val) bfin_write16(UART0_IER, val)
|
|
#define pUART0_DLH ((uint16_t volatile *)UART0_DLH) /* Divisor Latch (High-Byte) */
|
|
#define bfin_read_UART0_DLH() bfin_read16(UART0_DLH)
|
|
#define bfin_write_UART0_DLH(val) bfin_write16(UART0_DLH, val)
|
|
#define pUART0_IIR ((uint16_t volatile *)UART0_IIR) /* Interrupt Identification Register */
|
|
#define bfin_read_UART0_IIR() bfin_read16(UART0_IIR)
|
|
#define bfin_write_UART0_IIR(val) bfin_write16(UART0_IIR, val)
|
|
#define pUART0_LCR ((uint16_t volatile *)UART0_LCR) /* Line Control Register */
|
|
#define bfin_read_UART0_LCR() bfin_read16(UART0_LCR)
|
|
#define bfin_write_UART0_LCR(val) bfin_write16(UART0_LCR, val)
|
|
#define pUART0_MCR ((uint16_t volatile *)UART0_MCR) /* Modem Control Register */
|
|
#define bfin_read_UART0_MCR() bfin_read16(UART0_MCR)
|
|
#define bfin_write_UART0_MCR(val) bfin_write16(UART0_MCR, val)
|
|
#define pUART0_LSR ((uint16_t volatile *)UART0_LSR) /* Line Status Register */
|
|
#define bfin_read_UART0_LSR() bfin_read16(UART0_LSR)
|
|
#define bfin_write_UART0_LSR(val) bfin_write16(UART0_LSR, val)
|
|
#define pUART0_MSR ((uint16_t volatile *)UART0_MSR) /* Modem Status Register */
|
|
#define bfin_read_UART0_MSR() bfin_read16(UART0_MSR)
|
|
#define bfin_write_UART0_MSR(val) bfin_write16(UART0_MSR, val)
|
|
#define pUART0_SCR ((uint16_t volatile *)UART0_SCR) /* SCR Scratch Register */
|
|
#define bfin_read_UART0_SCR() bfin_read16(UART0_SCR)
|
|
#define bfin_write_UART0_SCR(val) bfin_write16(UART0_SCR, val)
|
|
#define pUART0_GCTL ((uint16_t volatile *)UART0_GCTL) /* Global Control Register */
|
|
#define bfin_read_UART0_GCTL() bfin_read16(UART0_GCTL)
|
|
#define bfin_write_UART0_GCTL(val) bfin_write16(UART0_GCTL, val)
|
|
#define pSPI_CTL ((uint16_t volatile *)SPI_CTL) /* SPI Control Register */
|
|
#define bfin_read_SPI_CTL() bfin_read16(SPI_CTL)
|
|
#define bfin_write_SPI_CTL(val) bfin_write16(SPI_CTL, val)
|
|
#define pSPI_FLG ((uint16_t volatile *)SPI_FLG) /* SPI Flag register */
|
|
#define bfin_read_SPI_FLG() bfin_read16(SPI_FLG)
|
|
#define bfin_write_SPI_FLG(val) bfin_write16(SPI_FLG, val)
|
|
#define pSPI_STAT ((uint16_t volatile *)SPI_STAT) /* SPI Status register */
|
|
#define bfin_read_SPI_STAT() bfin_read16(SPI_STAT)
|
|
#define bfin_write_SPI_STAT(val) bfin_write16(SPI_STAT, val)
|
|
#define pSPI_TDBR ((uint16_t volatile *)SPI_TDBR) /* SPI Transmit Data Buffer Register */
|
|
#define bfin_read_SPI_TDBR() bfin_read16(SPI_TDBR)
|
|
#define bfin_write_SPI_TDBR(val) bfin_write16(SPI_TDBR, val)
|
|
#define pSPI_RDBR ((uint16_t volatile *)SPI_RDBR) /* SPI Receive Data Buffer Register */
|
|
#define bfin_read_SPI_RDBR() bfin_read16(SPI_RDBR)
|
|
#define bfin_write_SPI_RDBR(val) bfin_write16(SPI_RDBR, val)
|
|
#define pSPI_BAUD ((uint16_t volatile *)SPI_BAUD) /* SPI Baud rate Register */
|
|
#define bfin_read_SPI_BAUD() bfin_read16(SPI_BAUD)
|
|
#define bfin_write_SPI_BAUD(val) bfin_write16(SPI_BAUD, val)
|
|
#define pSPI_SHADOW ((uint16_t volatile *)SPI_SHADOW) /* SPI_RDBR Shadow Register */
|
|
#define bfin_read_SPI_SHADOW() bfin_read16(SPI_SHADOW)
|
|
#define bfin_write_SPI_SHADOW(val) bfin_write16(SPI_SHADOW, val)
|
|
#define pTIMER0_CONFIG ((uint16_t volatile *)TIMER0_CONFIG) /* Timer 0 Configuration Register */
|
|
#define bfin_read_TIMER0_CONFIG() bfin_read16(TIMER0_CONFIG)
|
|
#define bfin_write_TIMER0_CONFIG(val) bfin_write16(TIMER0_CONFIG, val)
|
|
#define pTIMER0_COUNTER ((uint32_t volatile *)TIMER0_COUNTER) /* Timer 0 Counter Register */
|
|
#define bfin_read_TIMER0_COUNTER() bfin_read32(TIMER0_COUNTER)
|
|
#define bfin_write_TIMER0_COUNTER(val) bfin_write32(TIMER0_COUNTER, val)
|
|
#define pTIMER0_PERIOD ((uint32_t volatile *)TIMER0_PERIOD) /* Timer 0 Period Register */
|
|
#define bfin_read_TIMER0_PERIOD() bfin_read32(TIMER0_PERIOD)
|
|
#define bfin_write_TIMER0_PERIOD(val) bfin_write32(TIMER0_PERIOD, val)
|
|
#define pTIMER0_WIDTH ((uint32_t volatile *)TIMER0_WIDTH) /* Timer 0 Width Register */
|
|
#define bfin_read_TIMER0_WIDTH() bfin_read32(TIMER0_WIDTH)
|
|
#define bfin_write_TIMER0_WIDTH(val) bfin_write32(TIMER0_WIDTH, val)
|
|
#define pTIMER1_CONFIG ((uint16_t volatile *)TIMER1_CONFIG) /* Timer 1 Configuration Register */
|
|
#define bfin_read_TIMER1_CONFIG() bfin_read16(TIMER1_CONFIG)
|
|
#define bfin_write_TIMER1_CONFIG(val) bfin_write16(TIMER1_CONFIG, val)
|
|
#define pTIMER1_COUNTER ((uint32_t volatile *)TIMER1_COUNTER) /* Timer 1 Counter Register */
|
|
#define bfin_read_TIMER1_COUNTER() bfin_read32(TIMER1_COUNTER)
|
|
#define bfin_write_TIMER1_COUNTER(val) bfin_write32(TIMER1_COUNTER, val)
|
|
#define pTIMER1_PERIOD ((uint32_t volatile *)TIMER1_PERIOD) /* Timer 1 Period Register */
|
|
#define bfin_read_TIMER1_PERIOD() bfin_read32(TIMER1_PERIOD)
|
|
#define bfin_write_TIMER1_PERIOD(val) bfin_write32(TIMER1_PERIOD, val)
|
|
#define pTIMER1_WIDTH ((uint32_t volatile *)TIMER1_WIDTH) /* Timer 1 Width Register */
|
|
#define bfin_read_TIMER1_WIDTH() bfin_read32(TIMER1_WIDTH)
|
|
#define bfin_write_TIMER1_WIDTH(val) bfin_write32(TIMER1_WIDTH, val)
|
|
#define pTIMER2_CONFIG ((uint16_t volatile *)TIMER2_CONFIG) /* Timer 2 Configuration Register */
|
|
#define bfin_read_TIMER2_CONFIG() bfin_read16(TIMER2_CONFIG)
|
|
#define bfin_write_TIMER2_CONFIG(val) bfin_write16(TIMER2_CONFIG, val)
|
|
#define pTIMER2_COUNTER ((uint32_t volatile *)TIMER2_COUNTER) /* Timer 2 Counter Register */
|
|
#define bfin_read_TIMER2_COUNTER() bfin_read32(TIMER2_COUNTER)
|
|
#define bfin_write_TIMER2_COUNTER(val) bfin_write32(TIMER2_COUNTER, val)
|
|
#define pTIMER2_PERIOD ((uint32_t volatile *)TIMER2_PERIOD) /* Timer 2 Period Register */
|
|
#define bfin_read_TIMER2_PERIOD() bfin_read32(TIMER2_PERIOD)
|
|
#define bfin_write_TIMER2_PERIOD(val) bfin_write32(TIMER2_PERIOD, val)
|
|
#define pTIMER2_WIDTH ((uint32_t volatile *)TIMER2_WIDTH) /* Timer 2 Width Register */
|
|
#define bfin_read_TIMER2_WIDTH() bfin_read32(TIMER2_WIDTH)
|
|
#define bfin_write_TIMER2_WIDTH(val) bfin_write32(TIMER2_WIDTH, val)
|
|
#define pTIMER3_CONFIG ((uint16_t volatile *)TIMER3_CONFIG) /* Timer 3 Configuration Register */
|
|
#define bfin_read_TIMER3_CONFIG() bfin_read16(TIMER3_CONFIG)
|
|
#define bfin_write_TIMER3_CONFIG(val) bfin_write16(TIMER3_CONFIG, val)
|
|
#define pTIMER3_COUNTER ((uint32_t volatile *)TIMER3_COUNTER) /* Timer 3 Counter Register */
|
|
#define bfin_read_TIMER3_COUNTER() bfin_read32(TIMER3_COUNTER)
|
|
#define bfin_write_TIMER3_COUNTER(val) bfin_write32(TIMER3_COUNTER, val)
|
|
#define pTIMER3_PERIOD ((uint32_t volatile *)TIMER3_PERIOD) /* Timer 3 Period Register */
|
|
#define bfin_read_TIMER3_PERIOD() bfin_read32(TIMER3_PERIOD)
|
|
#define bfin_write_TIMER3_PERIOD(val) bfin_write32(TIMER3_PERIOD, val)
|
|
#define pTIMER3_WIDTH ((uint32_t volatile *)TIMER3_WIDTH) /* Timer 3 Width Register */
|
|
#define bfin_read_TIMER3_WIDTH() bfin_read32(TIMER3_WIDTH)
|
|
#define bfin_write_TIMER3_WIDTH(val) bfin_write32(TIMER3_WIDTH, val)
|
|
#define pTIMER4_CONFIG ((uint16_t volatile *)TIMER4_CONFIG) /* Timer 4 Configuration Register */
|
|
#define bfin_read_TIMER4_CONFIG() bfin_read16(TIMER4_CONFIG)
|
|
#define bfin_write_TIMER4_CONFIG(val) bfin_write16(TIMER4_CONFIG, val)
|
|
#define pTIMER4_COUNTER ((uint32_t volatile *)TIMER4_COUNTER) /* Timer 4 Counter Register */
|
|
#define bfin_read_TIMER4_COUNTER() bfin_read32(TIMER4_COUNTER)
|
|
#define bfin_write_TIMER4_COUNTER(val) bfin_write32(TIMER4_COUNTER, val)
|
|
#define pTIMER4_PERIOD ((uint32_t volatile *)TIMER4_PERIOD) /* Timer 4 Period Register */
|
|
#define bfin_read_TIMER4_PERIOD() bfin_read32(TIMER4_PERIOD)
|
|
#define bfin_write_TIMER4_PERIOD(val) bfin_write32(TIMER4_PERIOD, val)
|
|
#define pTIMER4_WIDTH ((uint32_t volatile *)TIMER4_WIDTH) /* Timer 4 Width Register */
|
|
#define bfin_read_TIMER4_WIDTH() bfin_read32(TIMER4_WIDTH)
|
|
#define bfin_write_TIMER4_WIDTH(val) bfin_write32(TIMER4_WIDTH, val)
|
|
#define pTIMER5_CONFIG ((uint16_t volatile *)TIMER5_CONFIG) /* Timer 5 Configuration Register */
|
|
#define bfin_read_TIMER5_CONFIG() bfin_read16(TIMER5_CONFIG)
|
|
#define bfin_write_TIMER5_CONFIG(val) bfin_write16(TIMER5_CONFIG, val)
|
|
#define pTIMER5_COUNTER ((uint32_t volatile *)TIMER5_COUNTER) /* Timer 5 Counter Register */
|
|
#define bfin_read_TIMER5_COUNTER() bfin_read32(TIMER5_COUNTER)
|
|
#define bfin_write_TIMER5_COUNTER(val) bfin_write32(TIMER5_COUNTER, val)
|
|
#define pTIMER5_PERIOD ((uint32_t volatile *)TIMER5_PERIOD) /* Timer 5 Period Register */
|
|
#define bfin_read_TIMER5_PERIOD() bfin_read32(TIMER5_PERIOD)
|
|
#define bfin_write_TIMER5_PERIOD(val) bfin_write32(TIMER5_PERIOD, val)
|
|
#define pTIMER5_WIDTH ((uint32_t volatile *)TIMER5_WIDTH) /* Timer 5 Width Register */
|
|
#define bfin_read_TIMER5_WIDTH() bfin_read32(TIMER5_WIDTH)
|
|
#define bfin_write_TIMER5_WIDTH(val) bfin_write32(TIMER5_WIDTH, val)
|
|
#define pTIMER6_CONFIG ((uint16_t volatile *)TIMER6_CONFIG) /* Timer 6 Configuration Register */
|
|
#define bfin_read_TIMER6_CONFIG() bfin_read16(TIMER6_CONFIG)
|
|
#define bfin_write_TIMER6_CONFIG(val) bfin_write16(TIMER6_CONFIG, val)
|
|
#define pTIMER6_COUNTER ((uint32_t volatile *)TIMER6_COUNTER) /* Timer 6 Counter Register */
|
|
#define bfin_read_TIMER6_COUNTER() bfin_read32(TIMER6_COUNTER)
|
|
#define bfin_write_TIMER6_COUNTER(val) bfin_write32(TIMER6_COUNTER, val)
|
|
#define pTIMER6_PERIOD ((uint32_t volatile *)TIMER6_PERIOD) /* Timer 6 Period Register */
|
|
#define bfin_read_TIMER6_PERIOD() bfin_read32(TIMER6_PERIOD)
|
|
#define bfin_write_TIMER6_PERIOD(val) bfin_write32(TIMER6_PERIOD, val)
|
|
#define pTIMER6_WIDTH ((uint32_t volatile *)TIMER6_WIDTH) /* Timer 6 Width Register\n */
|
|
#define bfin_read_TIMER6_WIDTH() bfin_read32(TIMER6_WIDTH)
|
|
#define bfin_write_TIMER6_WIDTH(val) bfin_write32(TIMER6_WIDTH, val)
|
|
#define pTIMER7_CONFIG ((uint16_t volatile *)TIMER7_CONFIG) /* Timer 7 Configuration Register */
|
|
#define bfin_read_TIMER7_CONFIG() bfin_read16(TIMER7_CONFIG)
|
|
#define bfin_write_TIMER7_CONFIG(val) bfin_write16(TIMER7_CONFIG, val)
|
|
#define pTIMER7_COUNTER ((uint32_t volatile *)TIMER7_COUNTER) /* Timer 7 Counter Register */
|
|
#define bfin_read_TIMER7_COUNTER() bfin_read32(TIMER7_COUNTER)
|
|
#define bfin_write_TIMER7_COUNTER(val) bfin_write32(TIMER7_COUNTER, val)
|
|
#define pTIMER7_PERIOD ((uint32_t volatile *)TIMER7_PERIOD) /* Timer 7 Period Register */
|
|
#define bfin_read_TIMER7_PERIOD() bfin_read32(TIMER7_PERIOD)
|
|
#define bfin_write_TIMER7_PERIOD(val) bfin_write32(TIMER7_PERIOD, val)
|
|
#define pTIMER7_WIDTH ((uint32_t volatile *)TIMER7_WIDTH) /* Timer 7 Width Register */
|
|
#define bfin_read_TIMER7_WIDTH() bfin_read32(TIMER7_WIDTH)
|
|
#define bfin_write_TIMER7_WIDTH(val) bfin_write32(TIMER7_WIDTH, val)
|
|
#define pTIMER_ENABLE ((uint16_t volatile *)TIMER_ENABLE) /* Timer Enable Register */
|
|
#define bfin_read_TIMER_ENABLE() bfin_read16(TIMER_ENABLE)
|
|
#define bfin_write_TIMER_ENABLE(val) bfin_write16(TIMER_ENABLE, val)
|
|
#define pTIMER_DISABLE ((uint16_t volatile *)TIMER_DISABLE) /* Timer Disable Register */
|
|
#define bfin_read_TIMER_DISABLE() bfin_read16(TIMER_DISABLE)
|
|
#define bfin_write_TIMER_DISABLE(val) bfin_write16(TIMER_DISABLE, val)
|
|
#define pTIMER_STATUS ((uint32_t volatile *)TIMER_STATUS) /* Timer Status Register */
|
|
#define bfin_read_TIMER_STATUS() bfin_read32(TIMER_STATUS)
|
|
#define bfin_write_TIMER_STATUS(val) bfin_write32(TIMER_STATUS, val)
|
|
#define pPORTFIO ((uint16_t volatile *)PORTFIO) /* Port F I/O Pin State Specify Register */
|
|
#define bfin_read_PORTFIO() bfin_read16(PORTFIO)
|
|
#define bfin_write_PORTFIO(val) bfin_write16(PORTFIO, val)
|
|
#define pPORTFIO_CLEAR ((uint16_t volatile *)PORTFIO_CLEAR) /* Port F I/O Peripheral Interrupt Clear Register */
|
|
#define bfin_read_PORTFIO_CLEAR() bfin_read16(PORTFIO_CLEAR)
|
|
#define bfin_write_PORTFIO_CLEAR(val) bfin_write16(PORTFIO_CLEAR, val)
|
|
#define pPORTFIO_SET ((uint16_t volatile *)PORTFIO_SET) /* Port F I/O Peripheral Interrupt Set Register */
|
|
#define bfin_read_PORTFIO_SET() bfin_read16(PORTFIO_SET)
|
|
#define bfin_write_PORTFIO_SET(val) bfin_write16(PORTFIO_SET, val)
|
|
#define pPORTFIO_TOGGLE ((uint16_t volatile *)PORTFIO_TOGGLE) /* Port F I/O Pin State Toggle Register */
|
|
#define bfin_read_PORTFIO_TOGGLE() bfin_read16(PORTFIO_TOGGLE)
|
|
#define bfin_write_PORTFIO_TOGGLE(val) bfin_write16(PORTFIO_TOGGLE, val)
|
|
#define pPORTFIO_MASKA ((uint16_t volatile *)PORTFIO_MASKA) /* Port F I/O Mask State Specify Interrupt A Register */
|
|
#define bfin_read_PORTFIO_MASKA() bfin_read16(PORTFIO_MASKA)
|
|
#define bfin_write_PORTFIO_MASKA(val) bfin_write16(PORTFIO_MASKA, val)
|
|
#define pPORTFIO_MASKA_CLEAR ((uint16_t volatile *)PORTFIO_MASKA_CLEAR) /* Port F I/O Mask Disable Interrupt A Register */
|
|
#define bfin_read_PORTFIO_MASKA_CLEAR() bfin_read16(PORTFIO_MASKA_CLEAR)
|
|
#define bfin_write_PORTFIO_MASKA_CLEAR(val) bfin_write16(PORTFIO_MASKA_CLEAR, val)
|
|
#define pPORTFIO_MASKA_SET ((uint16_t volatile *)PORTFIO_MASKA_SET) /* Port F I/O Mask Enable Interrupt A Register */
|
|
#define bfin_read_PORTFIO_MASKA_SET() bfin_read16(PORTFIO_MASKA_SET)
|
|
#define bfin_write_PORTFIO_MASKA_SET(val) bfin_write16(PORTFIO_MASKA_SET, val)
|
|
#define pPORTFIO_MASKA_TOGGLE ((uint16_t volatile *)PORTFIO_MASKA_TOGGLE) /* Port F I/O Mask Toggle Enable Interrupt A Register */
|
|
#define bfin_read_PORTFIO_MASKA_TOGGLE() bfin_read16(PORTFIO_MASKA_TOGGLE)
|
|
#define bfin_write_PORTFIO_MASKA_TOGGLE(val) bfin_write16(PORTFIO_MASKA_TOGGLE, val)
|
|
#define pPORTFIO_MASKB ((uint16_t volatile *)PORTFIO_MASKB) /* Port F I/O Mask State Specify Interrupt B Register */
|
|
#define bfin_read_PORTFIO_MASKB() bfin_read16(PORTFIO_MASKB)
|
|
#define bfin_write_PORTFIO_MASKB(val) bfin_write16(PORTFIO_MASKB, val)
|
|
#define pPORTFIO_MASKB_CLEAR ((uint16_t volatile *)PORTFIO_MASKB_CLEAR) /* Port F I/O Mask Disable Interrupt B Register */
|
|
#define bfin_read_PORTFIO_MASKB_CLEAR() bfin_read16(PORTFIO_MASKB_CLEAR)
|
|
#define bfin_write_PORTFIO_MASKB_CLEAR(val) bfin_write16(PORTFIO_MASKB_CLEAR, val)
|
|
#define pPORTFIO_MASKB_SET ((uint16_t volatile *)PORTFIO_MASKB_SET) /* Port F I/O Mask Enable Interrupt B Register */
|
|
#define bfin_read_PORTFIO_MASKB_SET() bfin_read16(PORTFIO_MASKB_SET)
|
|
#define bfin_write_PORTFIO_MASKB_SET(val) bfin_write16(PORTFIO_MASKB_SET, val)
|
|
#define pPORTFIO_MASKB_TOGGLE ((uint16_t volatile *)PORTFIO_MASKB_TOGGLE) /* Port F I/O Mask Toggle Enable Interrupt B Register */
|
|
#define bfin_read_PORTFIO_MASKB_TOGGLE() bfin_read16(PORTFIO_MASKB_TOGGLE)
|
|
#define bfin_write_PORTFIO_MASKB_TOGGLE(val) bfin_write16(PORTFIO_MASKB_TOGGLE, val)
|
|
#define pPORTFIO_DIR ((uint16_t volatile *)PORTFIO_DIR) /* Port F I/O Direction Register */
|
|
#define bfin_read_PORTFIO_DIR() bfin_read16(PORTFIO_DIR)
|
|
#define bfin_write_PORTFIO_DIR(val) bfin_write16(PORTFIO_DIR, val)
|
|
#define pPORTFIO_POLAR ((uint16_t volatile *)PORTFIO_POLAR) /* Port F I/O Source Polarity Register */
|
|
#define bfin_read_PORTFIO_POLAR() bfin_read16(PORTFIO_POLAR)
|
|
#define bfin_write_PORTFIO_POLAR(val) bfin_write16(PORTFIO_POLAR, val)
|
|
#define pPORTFIO_EDGE ((uint16_t volatile *)PORTFIO_EDGE) /* Port F I/O Source Sensitivity Register */
|
|
#define bfin_read_PORTFIO_EDGE() bfin_read16(PORTFIO_EDGE)
|
|
#define bfin_write_PORTFIO_EDGE(val) bfin_write16(PORTFIO_EDGE, val)
|
|
#define pPORTFIO_BOTH ((uint16_t volatile *)PORTFIO_BOTH) /* Port F I/O Set on BOTH Edges Register */
|
|
#define bfin_read_PORTFIO_BOTH() bfin_read16(PORTFIO_BOTH)
|
|
#define bfin_write_PORTFIO_BOTH(val) bfin_write16(PORTFIO_BOTH, val)
|
|
#define pPORTFIO_INEN ((uint16_t volatile *)PORTFIO_INEN) /* Port F I/O Input Enable Register */
|
|
#define bfin_read_PORTFIO_INEN() bfin_read16(PORTFIO_INEN)
|
|
#define bfin_write_PORTFIO_INEN(val) bfin_write16(PORTFIO_INEN, val)
|
|
#define pSPORT0_TCR1 ((uint16_t volatile *)SPORT0_TCR1) /* SPORT0 Transmit Configuration 1 Register */
|
|
#define bfin_read_SPORT0_TCR1() bfin_read16(SPORT0_TCR1)
|
|
#define bfin_write_SPORT0_TCR1(val) bfin_write16(SPORT0_TCR1, val)
|
|
#define pSPORT0_TCR2 ((uint16_t volatile *)SPORT0_TCR2) /* SPORT0 Transmit Configuration 2 Register */
|
|
#define bfin_read_SPORT0_TCR2() bfin_read16(SPORT0_TCR2)
|
|
#define bfin_write_SPORT0_TCR2(val) bfin_write16(SPORT0_TCR2, val)
|
|
#define pSPORT0_TCLKDIV ((uint16_t volatile *)SPORT0_TCLKDIV) /* SPORT0 Transmit Clock Divider */
|
|
#define bfin_read_SPORT0_TCLKDIV() bfin_read16(SPORT0_TCLKDIV)
|
|
#define bfin_write_SPORT0_TCLKDIV(val) bfin_write16(SPORT0_TCLKDIV, val)
|
|
#define pSPORT0_TFSDIV ((uint16_t volatile *)SPORT0_TFSDIV) /* SPORT0 Transmit Frame Sync Divider */
|
|
#define bfin_read_SPORT0_TFSDIV() bfin_read16(SPORT0_TFSDIV)
|
|
#define bfin_write_SPORT0_TFSDIV(val) bfin_write16(SPORT0_TFSDIV, val)
|
|
#define pSPORT0_TX ((uint32_t volatile *)SPORT0_TX) /* SPORT0 TX Data Register */
|
|
#define bfin_read_SPORT0_TX() bfin_read32(SPORT0_TX)
|
|
#define bfin_write_SPORT0_TX(val) bfin_write32(SPORT0_TX, val)
|
|
#define pSPORT0_RX ((uint32_t volatile *)SPORT0_RX) /* SPORT0 RX Data Register */
|
|
#define bfin_read_SPORT0_RX() bfin_read32(SPORT0_RX)
|
|
#define bfin_write_SPORT0_RX(val) bfin_write32(SPORT0_RX, val)
|
|
#define pSPORT0_RCR1 ((uint16_t volatile *)SPORT0_RCR1) /* SPORT0 Transmit Configuration 1 Register */
|
|
#define bfin_read_SPORT0_RCR1() bfin_read16(SPORT0_RCR1)
|
|
#define bfin_write_SPORT0_RCR1(val) bfin_write16(SPORT0_RCR1, val)
|
|
#define pSPORT0_RCR2 ((uint16_t volatile *)SPORT0_RCR2) /* SPORT0 Transmit Configuration 2 Register */
|
|
#define bfin_read_SPORT0_RCR2() bfin_read16(SPORT0_RCR2)
|
|
#define bfin_write_SPORT0_RCR2(val) bfin_write16(SPORT0_RCR2, val)
|
|
#define pSPORT0_RCLKDIV ((uint16_t volatile *)SPORT0_RCLKDIV) /* SPORT0 Receive Clock Divider */
|
|
#define bfin_read_SPORT0_RCLKDIV() bfin_read16(SPORT0_RCLKDIV)
|
|
#define bfin_write_SPORT0_RCLKDIV(val) bfin_write16(SPORT0_RCLKDIV, val)
|
|
#define pSPORT0_RFSDIV ((uint16_t volatile *)SPORT0_RFSDIV) /* SPORT0 Receive Frame Sync Divider */
|
|
#define bfin_read_SPORT0_RFSDIV() bfin_read16(SPORT0_RFSDIV)
|
|
#define bfin_write_SPORT0_RFSDIV(val) bfin_write16(SPORT0_RFSDIV, val)
|
|
#define pSPORT0_STAT ((uint16_t volatile *)SPORT0_STAT) /* SPORT0 Status Register */
|
|
#define bfin_read_SPORT0_STAT() bfin_read16(SPORT0_STAT)
|
|
#define bfin_write_SPORT0_STAT(val) bfin_write16(SPORT0_STAT, val)
|
|
#define pSPORT0_CHNL ((uint16_t volatile *)SPORT0_CHNL) /* SPORT0 Current Channel Register */
|
|
#define bfin_read_SPORT0_CHNL() bfin_read16(SPORT0_CHNL)
|
|
#define bfin_write_SPORT0_CHNL(val) bfin_write16(SPORT0_CHNL, val)
|
|
#define pSPORT0_MCMC1 ((uint16_t volatile *)SPORT0_MCMC1) /* SPORT0 Multi-Channel Configuration Register 1 */
|
|
#define bfin_read_SPORT0_MCMC1() bfin_read16(SPORT0_MCMC1)
|
|
#define bfin_write_SPORT0_MCMC1(val) bfin_write16(SPORT0_MCMC1, val)
|
|
#define pSPORT0_MCMC2 ((uint16_t volatile *)SPORT0_MCMC2) /* SPORT0 Multi-Channel Configuration Register 2 */
|
|
#define bfin_read_SPORT0_MCMC2() bfin_read16(SPORT0_MCMC2)
|
|
#define bfin_write_SPORT0_MCMC2(val) bfin_write16(SPORT0_MCMC2, val)
|
|
#define pSPORT0_MTCS0 ((uint32_t volatile *)SPORT0_MTCS0) /* SPORT0 Multi-Channel Transmit Select Register 0 */
|
|
#define bfin_read_SPORT0_MTCS0() bfin_read32(SPORT0_MTCS0)
|
|
#define bfin_write_SPORT0_MTCS0(val) bfin_write32(SPORT0_MTCS0, val)
|
|
#define pSPORT0_MTCS1 ((uint32_t volatile *)SPORT0_MTCS1) /* SPORT0 Multi-Channel Transmit Select Register 1 */
|
|
#define bfin_read_SPORT0_MTCS1() bfin_read32(SPORT0_MTCS1)
|
|
#define bfin_write_SPORT0_MTCS1(val) bfin_write32(SPORT0_MTCS1, val)
|
|
#define pSPORT0_MTCS2 ((uint32_t volatile *)SPORT0_MTCS2) /* SPORT0 Multi-Channel Transmit Select Register 2 */
|
|
#define bfin_read_SPORT0_MTCS2() bfin_read32(SPORT0_MTCS2)
|
|
#define bfin_write_SPORT0_MTCS2(val) bfin_write32(SPORT0_MTCS2, val)
|
|
#define pSPORT0_MTCS3 ((uint32_t volatile *)SPORT0_MTCS3) /* SPORT0 Multi-Channel Transmit Select Register 3 */
|
|
#define bfin_read_SPORT0_MTCS3() bfin_read32(SPORT0_MTCS3)
|
|
#define bfin_write_SPORT0_MTCS3(val) bfin_write32(SPORT0_MTCS3, val)
|
|
#define pSPORT0_MRCS0 ((uint32_t volatile *)SPORT0_MRCS0) /* SPORT0 Multi-Channel Receive Select Register 0 */
|
|
#define bfin_read_SPORT0_MRCS0() bfin_read32(SPORT0_MRCS0)
|
|
#define bfin_write_SPORT0_MRCS0(val) bfin_write32(SPORT0_MRCS0, val)
|
|
#define pSPORT0_MRCS1 ((uint32_t volatile *)SPORT0_MRCS1) /* SPORT0 Multi-Channel Receive Select Register 1 */
|
|
#define bfin_read_SPORT0_MRCS1() bfin_read32(SPORT0_MRCS1)
|
|
#define bfin_write_SPORT0_MRCS1(val) bfin_write32(SPORT0_MRCS1, val)
|
|
#define pSPORT0_MRCS2 ((uint32_t volatile *)SPORT0_MRCS2) /* SPORT0 Multi-Channel Receive Select Register 2 */
|
|
#define bfin_read_SPORT0_MRCS2() bfin_read32(SPORT0_MRCS2)
|
|
#define bfin_write_SPORT0_MRCS2(val) bfin_write32(SPORT0_MRCS2, val)
|
|
#define pSPORT0_MRCS3 ((uint32_t volatile *)SPORT0_MRCS3) /* SPORT0 Multi-Channel Receive Select Register 3 */
|
|
#define bfin_read_SPORT0_MRCS3() bfin_read32(SPORT0_MRCS3)
|
|
#define bfin_write_SPORT0_MRCS3(val) bfin_write32(SPORT0_MRCS3, val)
|
|
#define pSPORT1_TCR1 ((uint16_t volatile *)SPORT1_TCR1) /* SPORT1 Transmit Configuration 1 Register */
|
|
#define bfin_read_SPORT1_TCR1() bfin_read16(SPORT1_TCR1)
|
|
#define bfin_write_SPORT1_TCR1(val) bfin_write16(SPORT1_TCR1, val)
|
|
#define pSPORT1_TCR2 ((uint16_t volatile *)SPORT1_TCR2) /* SPORT1 Transmit Configuration 2 Register */
|
|
#define bfin_read_SPORT1_TCR2() bfin_read16(SPORT1_TCR2)
|
|
#define bfin_write_SPORT1_TCR2(val) bfin_write16(SPORT1_TCR2, val)
|
|
#define pSPORT1_TCLKDIV ((uint16_t volatile *)SPORT1_TCLKDIV) /* SPORT1 Transmit Clock Divider */
|
|
#define bfin_read_SPORT1_TCLKDIV() bfin_read16(SPORT1_TCLKDIV)
|
|
#define bfin_write_SPORT1_TCLKDIV(val) bfin_write16(SPORT1_TCLKDIV, val)
|
|
#define pSPORT1_TFSDIV ((uint16_t volatile *)SPORT1_TFSDIV) /* SPORT1 Transmit Frame Sync Divider */
|
|
#define bfin_read_SPORT1_TFSDIV() bfin_read16(SPORT1_TFSDIV)
|
|
#define bfin_write_SPORT1_TFSDIV(val) bfin_write16(SPORT1_TFSDIV, val)
|
|
#define pSPORT1_TX ((uint32_t volatile *)SPORT1_TX) /* SPORT1 TX Data Register */
|
|
#define bfin_read_SPORT1_TX() bfin_read32(SPORT1_TX)
|
|
#define bfin_write_SPORT1_TX(val) bfin_write32(SPORT1_TX, val)
|
|
#define pSPORT1_RX ((uint32_t volatile *)SPORT1_RX) /* SPORT1 RX Data Register */
|
|
#define bfin_read_SPORT1_RX() bfin_read32(SPORT1_RX)
|
|
#define bfin_write_SPORT1_RX(val) bfin_write32(SPORT1_RX, val)
|
|
#define pSPORT1_RCR1 ((uint16_t volatile *)SPORT1_RCR1) /* SPORT1 Transmit Configuration 1 Register */
|
|
#define bfin_read_SPORT1_RCR1() bfin_read16(SPORT1_RCR1)
|
|
#define bfin_write_SPORT1_RCR1(val) bfin_write16(SPORT1_RCR1, val)
|
|
#define pSPORT1_RCR2 ((uint16_t volatile *)SPORT1_RCR2) /* SPORT1 Transmit Configuration 2 Register */
|
|
#define bfin_read_SPORT1_RCR2() bfin_read16(SPORT1_RCR2)
|
|
#define bfin_write_SPORT1_RCR2(val) bfin_write16(SPORT1_RCR2, val)
|
|
#define pSPORT1_RCLKDIV ((uint16_t volatile *)SPORT1_RCLKDIV) /* SPORT1 Receive Clock Divider */
|
|
#define bfin_read_SPORT1_RCLKDIV() bfin_read16(SPORT1_RCLKDIV)
|
|
#define bfin_write_SPORT1_RCLKDIV(val) bfin_write16(SPORT1_RCLKDIV, val)
|
|
#define pSPORT1_RFSDIV ((uint16_t volatile *)SPORT1_RFSDIV) /* SPORT1 Receive Frame Sync Divider */
|
|
#define bfin_read_SPORT1_RFSDIV() bfin_read16(SPORT1_RFSDIV)
|
|
#define bfin_write_SPORT1_RFSDIV(val) bfin_write16(SPORT1_RFSDIV, val)
|
|
#define pSPORT1_STAT ((uint16_t volatile *)SPORT1_STAT) /* SPORT1 Status Register */
|
|
#define bfin_read_SPORT1_STAT() bfin_read16(SPORT1_STAT)
|
|
#define bfin_write_SPORT1_STAT(val) bfin_write16(SPORT1_STAT, val)
|
|
#define pSPORT1_CHNL ((uint16_t volatile *)SPORT1_CHNL) /* SPORT1 Current Channel Register */
|
|
#define bfin_read_SPORT1_CHNL() bfin_read16(SPORT1_CHNL)
|
|
#define bfin_write_SPORT1_CHNL(val) bfin_write16(SPORT1_CHNL, val)
|
|
#define pSPORT1_MCMC1 ((uint16_t volatile *)SPORT1_MCMC1) /* SPORT1 Multi-Channel Configuration Register 1 */
|
|
#define bfin_read_SPORT1_MCMC1() bfin_read16(SPORT1_MCMC1)
|
|
#define bfin_write_SPORT1_MCMC1(val) bfin_write16(SPORT1_MCMC1, val)
|
|
#define pSPORT1_MCMC2 ((uint16_t volatile *)SPORT1_MCMC2) /* SPORT1 Multi-Channel Configuration Register 2 */
|
|
#define bfin_read_SPORT1_MCMC2() bfin_read16(SPORT1_MCMC2)
|
|
#define bfin_write_SPORT1_MCMC2(val) bfin_write16(SPORT1_MCMC2, val)
|
|
#define pSPORT1_MTCS0 ((uint32_t volatile *)SPORT1_MTCS0) /* SPORT1 Multi-Channel Transmit Select Register 0 */
|
|
#define bfin_read_SPORT1_MTCS0() bfin_read32(SPORT1_MTCS0)
|
|
#define bfin_write_SPORT1_MTCS0(val) bfin_write32(SPORT1_MTCS0, val)
|
|
#define pSPORT1_MTCS1 ((uint32_t volatile *)SPORT1_MTCS1) /* SPORT1 Multi-Channel Transmit Select Register 1 */
|
|
#define bfin_read_SPORT1_MTCS1() bfin_read32(SPORT1_MTCS1)
|
|
#define bfin_write_SPORT1_MTCS1(val) bfin_write32(SPORT1_MTCS1, val)
|
|
#define pSPORT1_MTCS2 ((uint32_t volatile *)SPORT1_MTCS2) /* SPORT1 Multi-Channel Transmit Select Register 2 */
|
|
#define bfin_read_SPORT1_MTCS2() bfin_read32(SPORT1_MTCS2)
|
|
#define bfin_write_SPORT1_MTCS2(val) bfin_write32(SPORT1_MTCS2, val)
|
|
#define pSPORT1_MTCS3 ((uint32_t volatile *)SPORT1_MTCS3) /* SPORT1 Multi-Channel Transmit Select Register 3 */
|
|
#define bfin_read_SPORT1_MTCS3() bfin_read32(SPORT1_MTCS3)
|
|
#define bfin_write_SPORT1_MTCS3(val) bfin_write32(SPORT1_MTCS3, val)
|
|
#define pSPORT1_MRCS0 ((uint32_t volatile *)SPORT1_MRCS0) /* SPORT1 Multi-Channel Receive Select Register 0 */
|
|
#define bfin_read_SPORT1_MRCS0() bfin_read32(SPORT1_MRCS0)
|
|
#define bfin_write_SPORT1_MRCS0(val) bfin_write32(SPORT1_MRCS0, val)
|
|
#define pSPORT1_MRCS1 ((uint32_t volatile *)SPORT1_MRCS1) /* SPORT1 Multi-Channel Receive Select Register 1 */
|
|
#define bfin_read_SPORT1_MRCS1() bfin_read32(SPORT1_MRCS1)
|
|
#define bfin_write_SPORT1_MRCS1(val) bfin_write32(SPORT1_MRCS1, val)
|
|
#define pSPORT1_MRCS2 ((uint32_t volatile *)SPORT1_MRCS2) /* SPORT1 Multi-Channel Receive Select Register 2 */
|
|
#define bfin_read_SPORT1_MRCS2() bfin_read32(SPORT1_MRCS2)
|
|
#define bfin_write_SPORT1_MRCS2(val) bfin_write32(SPORT1_MRCS2, val)
|
|
#define pSPORT1_MRCS3 ((uint32_t volatile *)SPORT1_MRCS3) /* SPORT1 Multi-Channel Receive Select Register 3 */
|
|
#define bfin_read_SPORT1_MRCS3() bfin_read32(SPORT1_MRCS3)
|
|
#define bfin_write_SPORT1_MRCS3(val) bfin_write32(SPORT1_MRCS3, val)
|
|
#define pEBIU_AMGCTL ((uint16_t volatile *)EBIU_AMGCTL) /* Asynchronous Memory Global Control Register */
|
|
#define bfin_read_EBIU_AMGCTL() bfin_read16(EBIU_AMGCTL)
|
|
#define bfin_write_EBIU_AMGCTL(val) bfin_write16(EBIU_AMGCTL, val)
|
|
#define pEBIU_AMBCTL0 ((uint32_t volatile *)EBIU_AMBCTL0) /* Asynchronous Memory Bank Control Register 0 */
|
|
#define bfin_read_EBIU_AMBCTL0() bfin_read32(EBIU_AMBCTL0)
|
|
#define bfin_write_EBIU_AMBCTL0(val) bfin_write32(EBIU_AMBCTL0, val)
|
|
#define pEBIU_AMBCTL1 ((uint32_t volatile *)EBIU_AMBCTL1) /* Asynchronous Memory Bank Control Register 1 */
|
|
#define bfin_read_EBIU_AMBCTL1() bfin_read32(EBIU_AMBCTL1)
|
|
#define bfin_write_EBIU_AMBCTL1(val) bfin_write32(EBIU_AMBCTL1, val)
|
|
#define pEBIU_SDGCTL ((uint32_t volatile *)EBIU_SDGCTL) /* SDRAM Global Control Register */
|
|
#define bfin_read_EBIU_SDGCTL() bfin_read32(EBIU_SDGCTL)
|
|
#define bfin_write_EBIU_SDGCTL(val) bfin_write32(EBIU_SDGCTL, val)
|
|
#define pEBIU_SDBCTL ((uint16_t volatile *)EBIU_SDBCTL) /* SDRAM Bank Control Register */
|
|
#define bfin_read_EBIU_SDBCTL() bfin_read16(EBIU_SDBCTL)
|
|
#define bfin_write_EBIU_SDBCTL(val) bfin_write16(EBIU_SDBCTL, val)
|
|
#define pEBIU_SDRRC ((uint16_t volatile *)EBIU_SDRRC) /* SDRAM Refresh Rate Control Register */
|
|
#define bfin_read_EBIU_SDRRC() bfin_read16(EBIU_SDRRC)
|
|
#define bfin_write_EBIU_SDRRC(val) bfin_write16(EBIU_SDRRC, val)
|
|
#define pEBIU_SDSTAT ((uint16_t volatile *)EBIU_SDSTAT) /* SDRAM Status Register */
|
|
#define bfin_read_EBIU_SDSTAT() bfin_read16(EBIU_SDSTAT)
|
|
#define bfin_write_EBIU_SDSTAT(val) bfin_write16(EBIU_SDSTAT, val)
|
|
#define pDMA0_NEXT_DESC_PTR ((void * volatile *)DMA0_NEXT_DESC_PTR) /* DMA Channel 0 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA0_NEXT_DESC_PTR() bfin_readPTR(DMA0_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA0_NEXT_DESC_PTR(val) bfin_writePTR(DMA0_NEXT_DESC_PTR, val)
|
|
#define pDMA0_START_ADDR ((void * volatile *)DMA0_START_ADDR) /* DMA Channel 0 Start Address Register */
|
|
#define bfin_read_DMA0_START_ADDR() bfin_readPTR(DMA0_START_ADDR)
|
|
#define bfin_write_DMA0_START_ADDR(val) bfin_writePTR(DMA0_START_ADDR, val)
|
|
#define pDMA0_CONFIG ((uint16_t volatile *)DMA0_CONFIG) /* DMA Channel 0 Configuration Register */
|
|
#define bfin_read_DMA0_CONFIG() bfin_read16(DMA0_CONFIG)
|
|
#define bfin_write_DMA0_CONFIG(val) bfin_write16(DMA0_CONFIG, val)
|
|
#define pDMA0_X_COUNT ((uint16_t volatile *)DMA0_X_COUNT) /* DMA Channel 0 X Count Register */
|
|
#define bfin_read_DMA0_X_COUNT() bfin_read16(DMA0_X_COUNT)
|
|
#define bfin_write_DMA0_X_COUNT(val) bfin_write16(DMA0_X_COUNT, val)
|
|
#define pDMA0_X_MODIFY ((uint16_t volatile *)DMA0_X_MODIFY) /* DMA Channel 0 X Modify Register */
|
|
#define bfin_read_DMA0_X_MODIFY() bfin_read16(DMA0_X_MODIFY)
|
|
#define bfin_write_DMA0_X_MODIFY(val) bfin_write16(DMA0_X_MODIFY, val)
|
|
#define pDMA0_Y_COUNT ((uint16_t volatile *)DMA0_Y_COUNT) /* DMA Channel 0 Y Count Register */
|
|
#define bfin_read_DMA0_Y_COUNT() bfin_read16(DMA0_Y_COUNT)
|
|
#define bfin_write_DMA0_Y_COUNT(val) bfin_write16(DMA0_Y_COUNT, val)
|
|
#define pDMA0_Y_MODIFY ((uint16_t volatile *)DMA0_Y_MODIFY) /* DMA Channel 0 Y Modify Register */
|
|
#define bfin_read_DMA0_Y_MODIFY() bfin_read16(DMA0_Y_MODIFY)
|
|
#define bfin_write_DMA0_Y_MODIFY(val) bfin_write16(DMA0_Y_MODIFY, val)
|
|
#define pDMA0_CURR_DESC_PTR ((void * volatile *)DMA0_CURR_DESC_PTR) /* DMA Channel 0 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA0_CURR_DESC_PTR() bfin_readPTR(DMA0_CURR_DESC_PTR)
|
|
#define bfin_write_DMA0_CURR_DESC_PTR(val) bfin_writePTR(DMA0_CURR_DESC_PTR, val)
|
|
#define pDMA0_CURR_ADDR ((void * volatile *)DMA0_CURR_ADDR) /* DMA Channel 0 Current Address Register */
|
|
#define bfin_read_DMA0_CURR_ADDR() bfin_readPTR(DMA0_CURR_ADDR)
|
|
#define bfin_write_DMA0_CURR_ADDR(val) bfin_writePTR(DMA0_CURR_ADDR, val)
|
|
#define pDMA0_IRQ_STATUS ((uint16_t volatile *)DMA0_IRQ_STATUS) /* DMA Channel 0 Interrupt/Status Register */
|
|
#define bfin_read_DMA0_IRQ_STATUS() bfin_read16(DMA0_IRQ_STATUS)
|
|
#define bfin_write_DMA0_IRQ_STATUS(val) bfin_write16(DMA0_IRQ_STATUS, val)
|
|
#define pDMA0_PERIPHERAL_MAP ((uint16_t volatile *)DMA0_PERIPHERAL_MAP) /* DMA Channel 0 Peripheral Map Register */
|
|
#define bfin_read_DMA0_PERIPHERAL_MAP() bfin_read16(DMA0_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA0_PERIPHERAL_MAP(val) bfin_write16(DMA0_PERIPHERAL_MAP, val)
|
|
#define pDMA0_CURR_X_COUNT ((uint16_t volatile *)DMA0_CURR_X_COUNT) /* DMA Channel 0 Current X Count Register */
|
|
#define bfin_read_DMA0_CURR_X_COUNT() bfin_read16(DMA0_CURR_X_COUNT)
|
|
#define bfin_write_DMA0_CURR_X_COUNT(val) bfin_write16(DMA0_CURR_X_COUNT, val)
|
|
#define pDMA0_CURR_Y_COUNT ((uint16_t volatile *)DMA0_CURR_Y_COUNT) /* DMA Channel 0 Current Y Count Register */
|
|
#define bfin_read_DMA0_CURR_Y_COUNT() bfin_read16(DMA0_CURR_Y_COUNT)
|
|
#define bfin_write_DMA0_CURR_Y_COUNT(val) bfin_write16(DMA0_CURR_Y_COUNT, val)
|
|
#define pDMA1_NEXT_DESC_PTR ((void * volatile *)DMA1_NEXT_DESC_PTR) /* DMA Channel 1 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA1_NEXT_DESC_PTR() bfin_readPTR(DMA1_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA1_NEXT_DESC_PTR(val) bfin_writePTR(DMA1_NEXT_DESC_PTR, val)
|
|
#define pDMA1_START_ADDR ((void * volatile *)DMA1_START_ADDR) /* DMA Channel 1 Start Address Register */
|
|
#define bfin_read_DMA1_START_ADDR() bfin_readPTR(DMA1_START_ADDR)
|
|
#define bfin_write_DMA1_START_ADDR(val) bfin_writePTR(DMA1_START_ADDR, val)
|
|
#define pDMA1_CONFIG ((uint16_t volatile *)DMA1_CONFIG) /* DMA Channel 1 Configuration Register */
|
|
#define bfin_read_DMA1_CONFIG() bfin_read16(DMA1_CONFIG)
|
|
#define bfin_write_DMA1_CONFIG(val) bfin_write16(DMA1_CONFIG, val)
|
|
#define pDMA1_X_COUNT ((uint16_t volatile *)DMA1_X_COUNT) /* DMA Channel 1 X Count Register */
|
|
#define bfin_read_DMA1_X_COUNT() bfin_read16(DMA1_X_COUNT)
|
|
#define bfin_write_DMA1_X_COUNT(val) bfin_write16(DMA1_X_COUNT, val)
|
|
#define pDMA1_X_MODIFY ((uint16_t volatile *)DMA1_X_MODIFY) /* DMA Channel 1 X Modify Register */
|
|
#define bfin_read_DMA1_X_MODIFY() bfin_read16(DMA1_X_MODIFY)
|
|
#define bfin_write_DMA1_X_MODIFY(val) bfin_write16(DMA1_X_MODIFY, val)
|
|
#define pDMA1_Y_COUNT ((uint16_t volatile *)DMA1_Y_COUNT) /* DMA Channel 1 Y Count Register */
|
|
#define bfin_read_DMA1_Y_COUNT() bfin_read16(DMA1_Y_COUNT)
|
|
#define bfin_write_DMA1_Y_COUNT(val) bfin_write16(DMA1_Y_COUNT, val)
|
|
#define pDMA1_Y_MODIFY ((uint16_t volatile *)DMA1_Y_MODIFY) /* DMA Channel 1 Y Modify Register */
|
|
#define bfin_read_DMA1_Y_MODIFY() bfin_read16(DMA1_Y_MODIFY)
|
|
#define bfin_write_DMA1_Y_MODIFY(val) bfin_write16(DMA1_Y_MODIFY, val)
|
|
#define pDMA1_CURR_DESC_PTR ((void * volatile *)DMA1_CURR_DESC_PTR) /* DMA Channel 1 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA1_CURR_DESC_PTR() bfin_readPTR(DMA1_CURR_DESC_PTR)
|
|
#define bfin_write_DMA1_CURR_DESC_PTR(val) bfin_writePTR(DMA1_CURR_DESC_PTR, val)
|
|
#define pDMA1_CURR_ADDR ((void * volatile *)DMA1_CURR_ADDR) /* DMA Channel 1 Current Address Register */
|
|
#define bfin_read_DMA1_CURR_ADDR() bfin_readPTR(DMA1_CURR_ADDR)
|
|
#define bfin_write_DMA1_CURR_ADDR(val) bfin_writePTR(DMA1_CURR_ADDR, val)
|
|
#define pDMA1_IRQ_STATUS ((uint16_t volatile *)DMA1_IRQ_STATUS) /* DMA Channel 1 Interrupt/Status Register */
|
|
#define bfin_read_DMA1_IRQ_STATUS() bfin_read16(DMA1_IRQ_STATUS)
|
|
#define bfin_write_DMA1_IRQ_STATUS(val) bfin_write16(DMA1_IRQ_STATUS, val)
|
|
#define pDMA1_PERIPHERAL_MAP ((uint16_t volatile *)DMA1_PERIPHERAL_MAP) /* DMA Channel 1 Peripheral Map Register */
|
|
#define bfin_read_DMA1_PERIPHERAL_MAP() bfin_read16(DMA1_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA1_PERIPHERAL_MAP(val) bfin_write16(DMA1_PERIPHERAL_MAP, val)
|
|
#define pDMA1_CURR_X_COUNT ((uint16_t volatile *)DMA1_CURR_X_COUNT) /* DMA Channel 1 Current X Count Register */
|
|
#define bfin_read_DMA1_CURR_X_COUNT() bfin_read16(DMA1_CURR_X_COUNT)
|
|
#define bfin_write_DMA1_CURR_X_COUNT(val) bfin_write16(DMA1_CURR_X_COUNT, val)
|
|
#define pDMA1_CURR_Y_COUNT ((uint16_t volatile *)DMA1_CURR_Y_COUNT) /* DMA Channel 1 Current Y Count Register */
|
|
#define bfin_read_DMA1_CURR_Y_COUNT() bfin_read16(DMA1_CURR_Y_COUNT)
|
|
#define bfin_write_DMA1_CURR_Y_COUNT(val) bfin_write16(DMA1_CURR_Y_COUNT, val)
|
|
#define pDMA2_NEXT_DESC_PTR ((void * volatile *)DMA2_NEXT_DESC_PTR) /* DMA Channel 2 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA2_NEXT_DESC_PTR() bfin_readPTR(DMA2_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA2_NEXT_DESC_PTR(val) bfin_writePTR(DMA2_NEXT_DESC_PTR, val)
|
|
#define pDMA2_START_ADDR ((void * volatile *)DMA2_START_ADDR) /* DMA Channel 2 Start Address Register */
|
|
#define bfin_read_DMA2_START_ADDR() bfin_readPTR(DMA2_START_ADDR)
|
|
#define bfin_write_DMA2_START_ADDR(val) bfin_writePTR(DMA2_START_ADDR, val)
|
|
#define pDMA2_CONFIG ((uint16_t volatile *)DMA2_CONFIG) /* DMA Channel 2 Configuration Register */
|
|
#define bfin_read_DMA2_CONFIG() bfin_read16(DMA2_CONFIG)
|
|
#define bfin_write_DMA2_CONFIG(val) bfin_write16(DMA2_CONFIG, val)
|
|
#define pDMA2_X_COUNT ((uint16_t volatile *)DMA2_X_COUNT) /* DMA Channel 2 X Count Register */
|
|
#define bfin_read_DMA2_X_COUNT() bfin_read16(DMA2_X_COUNT)
|
|
#define bfin_write_DMA2_X_COUNT(val) bfin_write16(DMA2_X_COUNT, val)
|
|
#define pDMA2_X_MODIFY ((uint16_t volatile *)DMA2_X_MODIFY) /* DMA Channel 2 X Modify Register */
|
|
#define bfin_read_DMA2_X_MODIFY() bfin_read16(DMA2_X_MODIFY)
|
|
#define bfin_write_DMA2_X_MODIFY(val) bfin_write16(DMA2_X_MODIFY, val)
|
|
#define pDMA2_Y_COUNT ((uint16_t volatile *)DMA2_Y_COUNT) /* DMA Channel 2 Y Count Register */
|
|
#define bfin_read_DMA2_Y_COUNT() bfin_read16(DMA2_Y_COUNT)
|
|
#define bfin_write_DMA2_Y_COUNT(val) bfin_write16(DMA2_Y_COUNT, val)
|
|
#define pDMA2_Y_MODIFY ((uint16_t volatile *)DMA2_Y_MODIFY) /* DMA Channel 2 Y Modify Register */
|
|
#define bfin_read_DMA2_Y_MODIFY() bfin_read16(DMA2_Y_MODIFY)
|
|
#define bfin_write_DMA2_Y_MODIFY(val) bfin_write16(DMA2_Y_MODIFY, val)
|
|
#define pDMA2_CURR_DESC_PTR ((void * volatile *)DMA2_CURR_DESC_PTR) /* DMA Channel 2 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA2_CURR_DESC_PTR() bfin_readPTR(DMA2_CURR_DESC_PTR)
|
|
#define bfin_write_DMA2_CURR_DESC_PTR(val) bfin_writePTR(DMA2_CURR_DESC_PTR, val)
|
|
#define pDMA2_CURR_ADDR ((void * volatile *)DMA2_CURR_ADDR) /* DMA Channel 2 Current Address Register */
|
|
#define bfin_read_DMA2_CURR_ADDR() bfin_readPTR(DMA2_CURR_ADDR)
|
|
#define bfin_write_DMA2_CURR_ADDR(val) bfin_writePTR(DMA2_CURR_ADDR, val)
|
|
#define pDMA2_IRQ_STATUS ((uint16_t volatile *)DMA2_IRQ_STATUS) /* DMA Channel 2 Interrupt/Status Register */
|
|
#define bfin_read_DMA2_IRQ_STATUS() bfin_read16(DMA2_IRQ_STATUS)
|
|
#define bfin_write_DMA2_IRQ_STATUS(val) bfin_write16(DMA2_IRQ_STATUS, val)
|
|
#define pDMA2_PERIPHERAL_MAP ((uint16_t volatile *)DMA2_PERIPHERAL_MAP) /* DMA Channel 2 Peripheral Map Register */
|
|
#define bfin_read_DMA2_PERIPHERAL_MAP() bfin_read16(DMA2_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA2_PERIPHERAL_MAP(val) bfin_write16(DMA2_PERIPHERAL_MAP, val)
|
|
#define pDMA2_CURR_X_COUNT ((uint16_t volatile *)DMA2_CURR_X_COUNT) /* DMA Channel 2 Current X Count Register */
|
|
#define bfin_read_DMA2_CURR_X_COUNT() bfin_read16(DMA2_CURR_X_COUNT)
|
|
#define bfin_write_DMA2_CURR_X_COUNT(val) bfin_write16(DMA2_CURR_X_COUNT, val)
|
|
#define pDMA2_CURR_Y_COUNT ((uint16_t volatile *)DMA2_CURR_Y_COUNT) /* DMA Channel 2 Current Y Count Register */
|
|
#define bfin_read_DMA2_CURR_Y_COUNT() bfin_read16(DMA2_CURR_Y_COUNT)
|
|
#define bfin_write_DMA2_CURR_Y_COUNT(val) bfin_write16(DMA2_CURR_Y_COUNT, val)
|
|
#define pDMA3_NEXT_DESC_PTR ((void * volatile *)DMA3_NEXT_DESC_PTR) /* DMA Channel 3 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA3_NEXT_DESC_PTR() bfin_readPTR(DMA3_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA3_NEXT_DESC_PTR(val) bfin_writePTR(DMA3_NEXT_DESC_PTR, val)
|
|
#define pDMA3_START_ADDR ((void * volatile *)DMA3_START_ADDR) /* DMA Channel 3 Start Address Register */
|
|
#define bfin_read_DMA3_START_ADDR() bfin_readPTR(DMA3_START_ADDR)
|
|
#define bfin_write_DMA3_START_ADDR(val) bfin_writePTR(DMA3_START_ADDR, val)
|
|
#define pDMA3_CONFIG ((uint16_t volatile *)DMA3_CONFIG) /* DMA Channel 3 Configuration Register */
|
|
#define bfin_read_DMA3_CONFIG() bfin_read16(DMA3_CONFIG)
|
|
#define bfin_write_DMA3_CONFIG(val) bfin_write16(DMA3_CONFIG, val)
|
|
#define pDMA3_X_COUNT ((uint16_t volatile *)DMA3_X_COUNT) /* DMA Channel 3 X Count Register */
|
|
#define bfin_read_DMA3_X_COUNT() bfin_read16(DMA3_X_COUNT)
|
|
#define bfin_write_DMA3_X_COUNT(val) bfin_write16(DMA3_X_COUNT, val)
|
|
#define pDMA3_X_MODIFY ((uint16_t volatile *)DMA3_X_MODIFY) /* DMA Channel 3 X Modify Register */
|
|
#define bfin_read_DMA3_X_MODIFY() bfin_read16(DMA3_X_MODIFY)
|
|
#define bfin_write_DMA3_X_MODIFY(val) bfin_write16(DMA3_X_MODIFY, val)
|
|
#define pDMA3_Y_COUNT ((uint16_t volatile *)DMA3_Y_COUNT) /* DMA Channel 3 Y Count Register */
|
|
#define bfin_read_DMA3_Y_COUNT() bfin_read16(DMA3_Y_COUNT)
|
|
#define bfin_write_DMA3_Y_COUNT(val) bfin_write16(DMA3_Y_COUNT, val)
|
|
#define pDMA3_Y_MODIFY ((uint16_t volatile *)DMA3_Y_MODIFY) /* DMA Channel 3 Y Modify Register */
|
|
#define bfin_read_DMA3_Y_MODIFY() bfin_read16(DMA3_Y_MODIFY)
|
|
#define bfin_write_DMA3_Y_MODIFY(val) bfin_write16(DMA3_Y_MODIFY, val)
|
|
#define pDMA3_CURR_DESC_PTR ((void * volatile *)DMA3_CURR_DESC_PTR) /* DMA Channel 3 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA3_CURR_DESC_PTR() bfin_readPTR(DMA3_CURR_DESC_PTR)
|
|
#define bfin_write_DMA3_CURR_DESC_PTR(val) bfin_writePTR(DMA3_CURR_DESC_PTR, val)
|
|
#define pDMA3_CURR_ADDR ((void * volatile *)DMA3_CURR_ADDR) /* DMA Channel 3 Current Address Register */
|
|
#define bfin_read_DMA3_CURR_ADDR() bfin_readPTR(DMA3_CURR_ADDR)
|
|
#define bfin_write_DMA3_CURR_ADDR(val) bfin_writePTR(DMA3_CURR_ADDR, val)
|
|
#define pDMA3_IRQ_STATUS ((uint16_t volatile *)DMA3_IRQ_STATUS) /* DMA Channel 3 Interrupt/Status Register */
|
|
#define bfin_read_DMA3_IRQ_STATUS() bfin_read16(DMA3_IRQ_STATUS)
|
|
#define bfin_write_DMA3_IRQ_STATUS(val) bfin_write16(DMA3_IRQ_STATUS, val)
|
|
#define pDMA3_PERIPHERAL_MAP ((uint16_t volatile *)DMA3_PERIPHERAL_MAP) /* DMA Channel 3 Peripheral Map Register */
|
|
#define bfin_read_DMA3_PERIPHERAL_MAP() bfin_read16(DMA3_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA3_PERIPHERAL_MAP(val) bfin_write16(DMA3_PERIPHERAL_MAP, val)
|
|
#define pDMA3_CURR_X_COUNT ((uint16_t volatile *)DMA3_CURR_X_COUNT) /* DMA Channel 3 Current X Count Register */
|
|
#define bfin_read_DMA3_CURR_X_COUNT() bfin_read16(DMA3_CURR_X_COUNT)
|
|
#define bfin_write_DMA3_CURR_X_COUNT(val) bfin_write16(DMA3_CURR_X_COUNT, val)
|
|
#define pDMA3_CURR_Y_COUNT ((uint16_t volatile *)DMA3_CURR_Y_COUNT) /* DMA Channel 3 Current Y Count Register */
|
|
#define bfin_read_DMA3_CURR_Y_COUNT() bfin_read16(DMA3_CURR_Y_COUNT)
|
|
#define bfin_write_DMA3_CURR_Y_COUNT(val) bfin_write16(DMA3_CURR_Y_COUNT, val)
|
|
#define pDMA4_NEXT_DESC_PTR ((void * volatile *)DMA4_NEXT_DESC_PTR) /* DMA Channel 4 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA4_NEXT_DESC_PTR() bfin_readPTR(DMA4_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA4_NEXT_DESC_PTR(val) bfin_writePTR(DMA4_NEXT_DESC_PTR, val)
|
|
#define pDMA4_START_ADDR ((void * volatile *)DMA4_START_ADDR) /* DMA Channel 4 Start Address Register */
|
|
#define bfin_read_DMA4_START_ADDR() bfin_readPTR(DMA4_START_ADDR)
|
|
#define bfin_write_DMA4_START_ADDR(val) bfin_writePTR(DMA4_START_ADDR, val)
|
|
#define pDMA4_CONFIG ((uint16_t volatile *)DMA4_CONFIG) /* DMA Channel 4 Configuration Register */
|
|
#define bfin_read_DMA4_CONFIG() bfin_read16(DMA4_CONFIG)
|
|
#define bfin_write_DMA4_CONFIG(val) bfin_write16(DMA4_CONFIG, val)
|
|
#define pDMA4_X_COUNT ((uint16_t volatile *)DMA4_X_COUNT) /* DMA Channel 4 X Count Register */
|
|
#define bfin_read_DMA4_X_COUNT() bfin_read16(DMA4_X_COUNT)
|
|
#define bfin_write_DMA4_X_COUNT(val) bfin_write16(DMA4_X_COUNT, val)
|
|
#define pDMA4_X_MODIFY ((uint16_t volatile *)DMA4_X_MODIFY) /* DMA Channel 4 X Modify Register */
|
|
#define bfin_read_DMA4_X_MODIFY() bfin_read16(DMA4_X_MODIFY)
|
|
#define bfin_write_DMA4_X_MODIFY(val) bfin_write16(DMA4_X_MODIFY, val)
|
|
#define pDMA4_Y_COUNT ((uint16_t volatile *)DMA4_Y_COUNT) /* DMA Channel 4 Y Count Register */
|
|
#define bfin_read_DMA4_Y_COUNT() bfin_read16(DMA4_Y_COUNT)
|
|
#define bfin_write_DMA4_Y_COUNT(val) bfin_write16(DMA4_Y_COUNT, val)
|
|
#define pDMA4_Y_MODIFY ((uint16_t volatile *)DMA4_Y_MODIFY) /* DMA Channel 4 Y Modify Register */
|
|
#define bfin_read_DMA4_Y_MODIFY() bfin_read16(DMA4_Y_MODIFY)
|
|
#define bfin_write_DMA4_Y_MODIFY(val) bfin_write16(DMA4_Y_MODIFY, val)
|
|
#define pDMA4_CURR_DESC_PTR ((void * volatile *)DMA4_CURR_DESC_PTR) /* DMA Channel 4 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA4_CURR_DESC_PTR() bfin_readPTR(DMA4_CURR_DESC_PTR)
|
|
#define bfin_write_DMA4_CURR_DESC_PTR(val) bfin_writePTR(DMA4_CURR_DESC_PTR, val)
|
|
#define pDMA4_CURR_ADDR ((void * volatile *)DMA4_CURR_ADDR) /* DMA Channel 4 Current Address Register */
|
|
#define bfin_read_DMA4_CURR_ADDR() bfin_readPTR(DMA4_CURR_ADDR)
|
|
#define bfin_write_DMA4_CURR_ADDR(val) bfin_writePTR(DMA4_CURR_ADDR, val)
|
|
#define pDMA4_IRQ_STATUS ((uint16_t volatile *)DMA4_IRQ_STATUS) /* DMA Channel 4 Interrupt/Status Register */
|
|
#define bfin_read_DMA4_IRQ_STATUS() bfin_read16(DMA4_IRQ_STATUS)
|
|
#define bfin_write_DMA4_IRQ_STATUS(val) bfin_write16(DMA4_IRQ_STATUS, val)
|
|
#define pDMA4_PERIPHERAL_MAP ((uint16_t volatile *)DMA4_PERIPHERAL_MAP) /* DMA Channel 4 Peripheral Map Register */
|
|
#define bfin_read_DMA4_PERIPHERAL_MAP() bfin_read16(DMA4_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA4_PERIPHERAL_MAP(val) bfin_write16(DMA4_PERIPHERAL_MAP, val)
|
|
#define pDMA4_CURR_X_COUNT ((uint16_t volatile *)DMA4_CURR_X_COUNT) /* DMA Channel 4 Current X Count Register */
|
|
#define bfin_read_DMA4_CURR_X_COUNT() bfin_read16(DMA4_CURR_X_COUNT)
|
|
#define bfin_write_DMA4_CURR_X_COUNT(val) bfin_write16(DMA4_CURR_X_COUNT, val)
|
|
#define pDMA4_CURR_Y_COUNT ((uint16_t volatile *)DMA4_CURR_Y_COUNT) /* DMA Channel 4 Current Y Count Register */
|
|
#define bfin_read_DMA4_CURR_Y_COUNT() bfin_read16(DMA4_CURR_Y_COUNT)
|
|
#define bfin_write_DMA4_CURR_Y_COUNT(val) bfin_write16(DMA4_CURR_Y_COUNT, val)
|
|
#define pDMA5_NEXT_DESC_PTR ((void * volatile *)DMA5_NEXT_DESC_PTR) /* DMA Channel 5 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA5_NEXT_DESC_PTR() bfin_readPTR(DMA5_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA5_NEXT_DESC_PTR(val) bfin_writePTR(DMA5_NEXT_DESC_PTR, val)
|
|
#define pDMA5_START_ADDR ((void * volatile *)DMA5_START_ADDR) /* DMA Channel 5 Start Address Register */
|
|
#define bfin_read_DMA5_START_ADDR() bfin_readPTR(DMA5_START_ADDR)
|
|
#define bfin_write_DMA5_START_ADDR(val) bfin_writePTR(DMA5_START_ADDR, val)
|
|
#define pDMA5_CONFIG ((uint16_t volatile *)DMA5_CONFIG) /* DMA Channel 5 Configuration Register */
|
|
#define bfin_read_DMA5_CONFIG() bfin_read16(DMA5_CONFIG)
|
|
#define bfin_write_DMA5_CONFIG(val) bfin_write16(DMA5_CONFIG, val)
|
|
#define pDMA5_X_COUNT ((uint16_t volatile *)DMA5_X_COUNT) /* DMA Channel 5 X Count Register */
|
|
#define bfin_read_DMA5_X_COUNT() bfin_read16(DMA5_X_COUNT)
|
|
#define bfin_write_DMA5_X_COUNT(val) bfin_write16(DMA5_X_COUNT, val)
|
|
#define pDMA5_X_MODIFY ((uint16_t volatile *)DMA5_X_MODIFY) /* DMA Channel 5 X Modify Register */
|
|
#define bfin_read_DMA5_X_MODIFY() bfin_read16(DMA5_X_MODIFY)
|
|
#define bfin_write_DMA5_X_MODIFY(val) bfin_write16(DMA5_X_MODIFY, val)
|
|
#define pDMA5_Y_COUNT ((uint16_t volatile *)DMA5_Y_COUNT) /* DMA Channel 5 Y Count Register */
|
|
#define bfin_read_DMA5_Y_COUNT() bfin_read16(DMA5_Y_COUNT)
|
|
#define bfin_write_DMA5_Y_COUNT(val) bfin_write16(DMA5_Y_COUNT, val)
|
|
#define pDMA5_Y_MODIFY ((uint16_t volatile *)DMA5_Y_MODIFY) /* DMA Channel 5 Y Modify Register */
|
|
#define bfin_read_DMA5_Y_MODIFY() bfin_read16(DMA5_Y_MODIFY)
|
|
#define bfin_write_DMA5_Y_MODIFY(val) bfin_write16(DMA5_Y_MODIFY, val)
|
|
#define pDMA5_CURR_DESC_PTR ((void * volatile *)DMA5_CURR_DESC_PTR) /* DMA Channel 5 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA5_CURR_DESC_PTR() bfin_readPTR(DMA5_CURR_DESC_PTR)
|
|
#define bfin_write_DMA5_CURR_DESC_PTR(val) bfin_writePTR(DMA5_CURR_DESC_PTR, val)
|
|
#define pDMA5_CURR_ADDR ((void * volatile *)DMA5_CURR_ADDR) /* DMA Channel 5 Current Address Register */
|
|
#define bfin_read_DMA5_CURR_ADDR() bfin_readPTR(DMA5_CURR_ADDR)
|
|
#define bfin_write_DMA5_CURR_ADDR(val) bfin_writePTR(DMA5_CURR_ADDR, val)
|
|
#define pDMA5_IRQ_STATUS ((uint16_t volatile *)DMA5_IRQ_STATUS) /* DMA Channel 5 Interrupt/Status Register */
|
|
#define bfin_read_DMA5_IRQ_STATUS() bfin_read16(DMA5_IRQ_STATUS)
|
|
#define bfin_write_DMA5_IRQ_STATUS(val) bfin_write16(DMA5_IRQ_STATUS, val)
|
|
#define pDMA5_PERIPHERAL_MAP ((uint16_t volatile *)DMA5_PERIPHERAL_MAP) /* DMA Channel 5 Peripheral Map Register */
|
|
#define bfin_read_DMA5_PERIPHERAL_MAP() bfin_read16(DMA5_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA5_PERIPHERAL_MAP(val) bfin_write16(DMA5_PERIPHERAL_MAP, val)
|
|
#define pDMA5_CURR_X_COUNT ((uint16_t volatile *)DMA5_CURR_X_COUNT) /* DMA Channel 5 Current X Count Register */
|
|
#define bfin_read_DMA5_CURR_X_COUNT() bfin_read16(DMA5_CURR_X_COUNT)
|
|
#define bfin_write_DMA5_CURR_X_COUNT(val) bfin_write16(DMA5_CURR_X_COUNT, val)
|
|
#define pDMA5_CURR_Y_COUNT ((uint16_t volatile *)DMA5_CURR_Y_COUNT) /* DMA Channel 5 Current Y Count Register */
|
|
#define bfin_read_DMA5_CURR_Y_COUNT() bfin_read16(DMA5_CURR_Y_COUNT)
|
|
#define bfin_write_DMA5_CURR_Y_COUNT(val) bfin_write16(DMA5_CURR_Y_COUNT, val)
|
|
#define pDMA6_NEXT_DESC_PTR ((uint32_t volatile *)DMA6_NEXT_DESC_PTR) /* DMA Channel 6 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA6_NEXT_DESC_PTR() bfin_read32(DMA6_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA6_NEXT_DESC_PTR(val) bfin_write32(DMA6_NEXT_DESC_PTR, val)
|
|
#define pDMA6_START_ADDR ((void * volatile *)DMA6_START_ADDR) /* DMA Channel 6 Start Address Register */
|
|
#define bfin_read_DMA6_START_ADDR() bfin_readPTR(DMA6_START_ADDR)
|
|
#define bfin_write_DMA6_START_ADDR(val) bfin_writePTR(DMA6_START_ADDR, val)
|
|
#define pDMA6_CONFIG ((uint16_t volatile *)DMA6_CONFIG) /* DMA Channel 6 Configuration Register */
|
|
#define bfin_read_DMA6_CONFIG() bfin_read16(DMA6_CONFIG)
|
|
#define bfin_write_DMA6_CONFIG(val) bfin_write16(DMA6_CONFIG, val)
|
|
#define pDMA6_X_COUNT ((uint16_t volatile *)DMA6_X_COUNT) /* DMA Channel 6 X Count Register */
|
|
#define bfin_read_DMA6_X_COUNT() bfin_read16(DMA6_X_COUNT)
|
|
#define bfin_write_DMA6_X_COUNT(val) bfin_write16(DMA6_X_COUNT, val)
|
|
#define pDMA6_X_MODIFY ((uint16_t volatile *)DMA6_X_MODIFY) /* DMA Channel 6 X Modify Register */
|
|
#define bfin_read_DMA6_X_MODIFY() bfin_read16(DMA6_X_MODIFY)
|
|
#define bfin_write_DMA6_X_MODIFY(val) bfin_write16(DMA6_X_MODIFY, val)
|
|
#define pDMA6_Y_COUNT ((uint16_t volatile *)DMA6_Y_COUNT) /* DMA Channel 6 Y Count Register */
|
|
#define bfin_read_DMA6_Y_COUNT() bfin_read16(DMA6_Y_COUNT)
|
|
#define bfin_write_DMA6_Y_COUNT(val) bfin_write16(DMA6_Y_COUNT, val)
|
|
#define pDMA6_Y_MODIFY ((uint16_t volatile *)DMA6_Y_MODIFY) /* DMA Channel 6 Y Modify Register */
|
|
#define bfin_read_DMA6_Y_MODIFY() bfin_read16(DMA6_Y_MODIFY)
|
|
#define bfin_write_DMA6_Y_MODIFY(val) bfin_write16(DMA6_Y_MODIFY, val)
|
|
#define pDMA6_CURR_DESC_PTR ((void * volatile *)DMA6_CURR_DESC_PTR) /* DMA Channel 6 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA6_CURR_DESC_PTR() bfin_readPTR(DMA6_CURR_DESC_PTR)
|
|
#define bfin_write_DMA6_CURR_DESC_PTR(val) bfin_writePTR(DMA6_CURR_DESC_PTR, val)
|
|
#define pDMA6_CURR_ADDR ((void * volatile *)DMA6_CURR_ADDR) /* DMA Channel 6 Current Address Register */
|
|
#define bfin_read_DMA6_CURR_ADDR() bfin_readPTR(DMA6_CURR_ADDR)
|
|
#define bfin_write_DMA6_CURR_ADDR(val) bfin_writePTR(DMA6_CURR_ADDR, val)
|
|
#define pDMA6_IRQ_STATUS ((uint16_t volatile *)DMA6_IRQ_STATUS) /* DMA Channel 6 Interrupt/Status Register */
|
|
#define bfin_read_DMA6_IRQ_STATUS() bfin_read16(DMA6_IRQ_STATUS)
|
|
#define bfin_write_DMA6_IRQ_STATUS(val) bfin_write16(DMA6_IRQ_STATUS, val)
|
|
#define pDMA6_PERIPHERAL_MAP ((uint16_t volatile *)DMA6_PERIPHERAL_MAP) /* DMA Channel 6 Peripheral Map Register */
|
|
#define bfin_read_DMA6_PERIPHERAL_MAP() bfin_read16(DMA6_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA6_PERIPHERAL_MAP(val) bfin_write16(DMA6_PERIPHERAL_MAP, val)
|
|
#define pDMA6_CURR_X_COUNT ((uint16_t volatile *)DMA6_CURR_X_COUNT) /* DMA Channel 6 Current X Count Register */
|
|
#define bfin_read_DMA6_CURR_X_COUNT() bfin_read16(DMA6_CURR_X_COUNT)
|
|
#define bfin_write_DMA6_CURR_X_COUNT(val) bfin_write16(DMA6_CURR_X_COUNT, val)
|
|
#define pDMA6_CURR_Y_COUNT ((uint16_t volatile *)DMA6_CURR_Y_COUNT) /* DMA Channel 6 Current Y Count Register */
|
|
#define bfin_read_DMA6_CURR_Y_COUNT() bfin_read16(DMA6_CURR_Y_COUNT)
|
|
#define bfin_write_DMA6_CURR_Y_COUNT(val) bfin_write16(DMA6_CURR_Y_COUNT, val)
|
|
#define pDMA7_NEXT_DESC_PTR ((void * volatile *)DMA7_NEXT_DESC_PTR) /* DMA Channel 7 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA7_NEXT_DESC_PTR() bfin_readPTR(DMA7_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA7_NEXT_DESC_PTR(val) bfin_writePTR(DMA7_NEXT_DESC_PTR, val)
|
|
#define pDMA7_START_ADDR ((void * volatile *)DMA7_START_ADDR) /* DMA Channel 7 Start Address Register */
|
|
#define bfin_read_DMA7_START_ADDR() bfin_readPTR(DMA7_START_ADDR)
|
|
#define bfin_write_DMA7_START_ADDR(val) bfin_writePTR(DMA7_START_ADDR, val)
|
|
#define pDMA7_CONFIG ((uint16_t volatile *)DMA7_CONFIG) /* DMA Channel 7 Configuration Register */
|
|
#define bfin_read_DMA7_CONFIG() bfin_read16(DMA7_CONFIG)
|
|
#define bfin_write_DMA7_CONFIG(val) bfin_write16(DMA7_CONFIG, val)
|
|
#define pDMA7_X_COUNT ((uint16_t volatile *)DMA7_X_COUNT) /* DMA Channel 7 X Count Register */
|
|
#define bfin_read_DMA7_X_COUNT() bfin_read16(DMA7_X_COUNT)
|
|
#define bfin_write_DMA7_X_COUNT(val) bfin_write16(DMA7_X_COUNT, val)
|
|
#define pDMA7_X_MODIFY ((uint16_t volatile *)DMA7_X_MODIFY) /* DMA Channel 7 X Modify Register */
|
|
#define bfin_read_DMA7_X_MODIFY() bfin_read16(DMA7_X_MODIFY)
|
|
#define bfin_write_DMA7_X_MODIFY(val) bfin_write16(DMA7_X_MODIFY, val)
|
|
#define pDMA7_Y_COUNT ((uint16_t volatile *)DMA7_Y_COUNT) /* DMA Channel 7 Y Count Register */
|
|
#define bfin_read_DMA7_Y_COUNT() bfin_read16(DMA7_Y_COUNT)
|
|
#define bfin_write_DMA7_Y_COUNT(val) bfin_write16(DMA7_Y_COUNT, val)
|
|
#define pDMA7_Y_MODIFY ((uint16_t volatile *)DMA7_Y_MODIFY) /* DMA Channel 7 Y Modify Register */
|
|
#define bfin_read_DMA7_Y_MODIFY() bfin_read16(DMA7_Y_MODIFY)
|
|
#define bfin_write_DMA7_Y_MODIFY(val) bfin_write16(DMA7_Y_MODIFY, val)
|
|
#define pDMA7_CURR_DESC_PTR ((void * volatile *)DMA7_CURR_DESC_PTR) /* DMA Channel 7 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA7_CURR_DESC_PTR() bfin_readPTR(DMA7_CURR_DESC_PTR)
|
|
#define bfin_write_DMA7_CURR_DESC_PTR(val) bfin_writePTR(DMA7_CURR_DESC_PTR, val)
|
|
#define pDMA7_CURR_ADDR ((void * volatile *)DMA7_CURR_ADDR) /* DMA Channel 7 Current Address Register */
|
|
#define bfin_read_DMA7_CURR_ADDR() bfin_readPTR(DMA7_CURR_ADDR)
|
|
#define bfin_write_DMA7_CURR_ADDR(val) bfin_writePTR(DMA7_CURR_ADDR, val)
|
|
#define pDMA7_IRQ_STATUS ((uint16_t volatile *)DMA7_IRQ_STATUS) /* DMA Channel 7 Interrupt/Status Register */
|
|
#define bfin_read_DMA7_IRQ_STATUS() bfin_read16(DMA7_IRQ_STATUS)
|
|
#define bfin_write_DMA7_IRQ_STATUS(val) bfin_write16(DMA7_IRQ_STATUS, val)
|
|
#define pDMA7_PERIPHERAL_MAP ((uint16_t volatile *)DMA7_PERIPHERAL_MAP) /* DMA Channel 7 Peripheral Map Register */
|
|
#define bfin_read_DMA7_PERIPHERAL_MAP() bfin_read16(DMA7_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA7_PERIPHERAL_MAP(val) bfin_write16(DMA7_PERIPHERAL_MAP, val)
|
|
#define pDMA7_CURR_X_COUNT ((uint16_t volatile *)DMA7_CURR_X_COUNT) /* DMA Channel 7 Current X Count Register */
|
|
#define bfin_read_DMA7_CURR_X_COUNT() bfin_read16(DMA7_CURR_X_COUNT)
|
|
#define bfin_write_DMA7_CURR_X_COUNT(val) bfin_write16(DMA7_CURR_X_COUNT, val)
|
|
#define pDMA7_CURR_Y_COUNT ((uint16_t volatile *)DMA7_CURR_Y_COUNT) /* DMA Channel 7 Current Y Count Register */
|
|
#define bfin_read_DMA7_CURR_Y_COUNT() bfin_read16(DMA7_CURR_Y_COUNT)
|
|
#define bfin_write_DMA7_CURR_Y_COUNT(val) bfin_write16(DMA7_CURR_Y_COUNT, val)
|
|
#define pDMA8_NEXT_DESC_PTR ((void * volatile *)DMA8_NEXT_DESC_PTR) /* DMA Channel 8 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA8_NEXT_DESC_PTR() bfin_readPTR(DMA8_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA8_NEXT_DESC_PTR(val) bfin_writePTR(DMA8_NEXT_DESC_PTR, val)
|
|
#define pDMA8_START_ADDR ((void * volatile *)DMA8_START_ADDR) /* DMA Channel 8 Start Address Register */
|
|
#define bfin_read_DMA8_START_ADDR() bfin_readPTR(DMA8_START_ADDR)
|
|
#define bfin_write_DMA8_START_ADDR(val) bfin_writePTR(DMA8_START_ADDR, val)
|
|
#define pDMA8_CONFIG ((uint16_t volatile *)DMA8_CONFIG) /* DMA Channel 8 Configuration Register */
|
|
#define bfin_read_DMA8_CONFIG() bfin_read16(DMA8_CONFIG)
|
|
#define bfin_write_DMA8_CONFIG(val) bfin_write16(DMA8_CONFIG, val)
|
|
#define pDMA8_X_COUNT ((uint16_t volatile *)DMA8_X_COUNT) /* DMA Channel 8 X Count Register */
|
|
#define bfin_read_DMA8_X_COUNT() bfin_read16(DMA8_X_COUNT)
|
|
#define bfin_write_DMA8_X_COUNT(val) bfin_write16(DMA8_X_COUNT, val)
|
|
#define pDMA8_X_MODIFY ((uint16_t volatile *)DMA8_X_MODIFY) /* DMA Channel 8 X Modify Register */
|
|
#define bfin_read_DMA8_X_MODIFY() bfin_read16(DMA8_X_MODIFY)
|
|
#define bfin_write_DMA8_X_MODIFY(val) bfin_write16(DMA8_X_MODIFY, val)
|
|
#define pDMA8_Y_COUNT ((uint16_t volatile *)DMA8_Y_COUNT) /* DMA Channel 8 Y Count Register */
|
|
#define bfin_read_DMA8_Y_COUNT() bfin_read16(DMA8_Y_COUNT)
|
|
#define bfin_write_DMA8_Y_COUNT(val) bfin_write16(DMA8_Y_COUNT, val)
|
|
#define pDMA8_Y_MODIFY ((uint16_t volatile *)DMA8_Y_MODIFY) /* DMA Channel 8 Y Modify Register */
|
|
#define bfin_read_DMA8_Y_MODIFY() bfin_read16(DMA8_Y_MODIFY)
|
|
#define bfin_write_DMA8_Y_MODIFY(val) bfin_write16(DMA8_Y_MODIFY, val)
|
|
#define pDMA8_CURR_DESC_PTR ((void * volatile *)DMA8_CURR_DESC_PTR) /* DMA Channel 8 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA8_CURR_DESC_PTR() bfin_readPTR(DMA8_CURR_DESC_PTR)
|
|
#define bfin_write_DMA8_CURR_DESC_PTR(val) bfin_writePTR(DMA8_CURR_DESC_PTR, val)
|
|
#define pDMA8_CURR_ADDR ((void * volatile *)DMA8_CURR_ADDR) /* DMA Channel 8 Current Address Register */
|
|
#define bfin_read_DMA8_CURR_ADDR() bfin_readPTR(DMA8_CURR_ADDR)
|
|
#define bfin_write_DMA8_CURR_ADDR(val) bfin_writePTR(DMA8_CURR_ADDR, val)
|
|
#define pDMA8_IRQ_STATUS ((uint16_t volatile *)DMA8_IRQ_STATUS) /* DMA Channel 8 Interrupt/Status Register */
|
|
#define bfin_read_DMA8_IRQ_STATUS() bfin_read16(DMA8_IRQ_STATUS)
|
|
#define bfin_write_DMA8_IRQ_STATUS(val) bfin_write16(DMA8_IRQ_STATUS, val)
|
|
#define pDMA8_PERIPHERAL_MAP ((uint16_t volatile *)DMA8_PERIPHERAL_MAP) /* DMA Channel 8 Peripheral Map Register */
|
|
#define bfin_read_DMA8_PERIPHERAL_MAP() bfin_read16(DMA8_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA8_PERIPHERAL_MAP(val) bfin_write16(DMA8_PERIPHERAL_MAP, val)
|
|
#define pDMA8_CURR_X_COUNT ((uint16_t volatile *)DMA8_CURR_X_COUNT) /* DMA Channel 8 Current X Count Register */
|
|
#define bfin_read_DMA8_CURR_X_COUNT() bfin_read16(DMA8_CURR_X_COUNT)
|
|
#define bfin_write_DMA8_CURR_X_COUNT(val) bfin_write16(DMA8_CURR_X_COUNT, val)
|
|
#define pDMA8_CURR_Y_COUNT ((uint16_t volatile *)DMA8_CURR_Y_COUNT) /* DMA Channel 8 Current Y Count Register */
|
|
#define bfin_read_DMA8_CURR_Y_COUNT() bfin_read16(DMA8_CURR_Y_COUNT)
|
|
#define bfin_write_DMA8_CURR_Y_COUNT(val) bfin_write16(DMA8_CURR_Y_COUNT, val)
|
|
#define pDMA9_NEXT_DESC_PTR ((void * volatile *)DMA9_NEXT_DESC_PTR) /* DMA Channel 9 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA9_NEXT_DESC_PTR() bfin_readPTR(DMA9_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA9_NEXT_DESC_PTR(val) bfin_writePTR(DMA9_NEXT_DESC_PTR, val)
|
|
#define pDMA9_START_ADDR ((void * volatile *)DMA9_START_ADDR) /* DMA Channel 9 Start Address Register */
|
|
#define bfin_read_DMA9_START_ADDR() bfin_readPTR(DMA9_START_ADDR)
|
|
#define bfin_write_DMA9_START_ADDR(val) bfin_writePTR(DMA9_START_ADDR, val)
|
|
#define pDMA9_CONFIG ((uint16_t volatile *)DMA9_CONFIG) /* DMA Channel 9 Configuration Register */
|
|
#define bfin_read_DMA9_CONFIG() bfin_read16(DMA9_CONFIG)
|
|
#define bfin_write_DMA9_CONFIG(val) bfin_write16(DMA9_CONFIG, val)
|
|
#define pDMA9_X_COUNT ((uint16_t volatile *)DMA9_X_COUNT) /* DMA Channel 9 X Count Register */
|
|
#define bfin_read_DMA9_X_COUNT() bfin_read16(DMA9_X_COUNT)
|
|
#define bfin_write_DMA9_X_COUNT(val) bfin_write16(DMA9_X_COUNT, val)
|
|
#define pDMA9_X_MODIFY ((uint16_t volatile *)DMA9_X_MODIFY) /* DMA Channel 9 X Modify Register */
|
|
#define bfin_read_DMA9_X_MODIFY() bfin_read16(DMA9_X_MODIFY)
|
|
#define bfin_write_DMA9_X_MODIFY(val) bfin_write16(DMA9_X_MODIFY, val)
|
|
#define pDMA9_Y_COUNT ((uint16_t volatile *)DMA9_Y_COUNT) /* DMA Channel 9 Y Count Register */
|
|
#define bfin_read_DMA9_Y_COUNT() bfin_read16(DMA9_Y_COUNT)
|
|
#define bfin_write_DMA9_Y_COUNT(val) bfin_write16(DMA9_Y_COUNT, val)
|
|
#define pDMA9_Y_MODIFY ((uint16_t volatile *)DMA9_Y_MODIFY) /* DMA Channel 9 Y Modify Register */
|
|
#define bfin_read_DMA9_Y_MODIFY() bfin_read16(DMA9_Y_MODIFY)
|
|
#define bfin_write_DMA9_Y_MODIFY(val) bfin_write16(DMA9_Y_MODIFY, val)
|
|
#define pDMA9_CURR_DESC_PTR ((void * volatile *)DMA9_CURR_DESC_PTR) /* DMA Channel 9 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA9_CURR_DESC_PTR() bfin_readPTR(DMA9_CURR_DESC_PTR)
|
|
#define bfin_write_DMA9_CURR_DESC_PTR(val) bfin_writePTR(DMA9_CURR_DESC_PTR, val)
|
|
#define pDMA9_CURR_ADDR ((void * volatile *)DMA9_CURR_ADDR) /* DMA Channel 9 Current Address Register */
|
|
#define bfin_read_DMA9_CURR_ADDR() bfin_readPTR(DMA9_CURR_ADDR)
|
|
#define bfin_write_DMA9_CURR_ADDR(val) bfin_writePTR(DMA9_CURR_ADDR, val)
|
|
#define pDMA9_IRQ_STATUS ((uint16_t volatile *)DMA9_IRQ_STATUS) /* DMA Channel 9 Interrupt/Status Register */
|
|
#define bfin_read_DMA9_IRQ_STATUS() bfin_read16(DMA9_IRQ_STATUS)
|
|
#define bfin_write_DMA9_IRQ_STATUS(val) bfin_write16(DMA9_IRQ_STATUS, val)
|
|
#define pDMA9_PERIPHERAL_MAP ((uint16_t volatile *)DMA9_PERIPHERAL_MAP) /* DMA Channel 9 Peripheral Map Register */
|
|
#define bfin_read_DMA9_PERIPHERAL_MAP() bfin_read16(DMA9_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA9_PERIPHERAL_MAP(val) bfin_write16(DMA9_PERIPHERAL_MAP, val)
|
|
#define pDMA9_CURR_X_COUNT ((uint16_t volatile *)DMA9_CURR_X_COUNT) /* DMA Channel 9 Current X Count Register */
|
|
#define bfin_read_DMA9_CURR_X_COUNT() bfin_read16(DMA9_CURR_X_COUNT)
|
|
#define bfin_write_DMA9_CURR_X_COUNT(val) bfin_write16(DMA9_CURR_X_COUNT, val)
|
|
#define pDMA9_CURR_Y_COUNT ((uint16_t volatile *)DMA9_CURR_Y_COUNT) /* DMA Channel 9 Current Y Count Register */
|
|
#define bfin_read_DMA9_CURR_Y_COUNT() bfin_read16(DMA9_CURR_Y_COUNT)
|
|
#define bfin_write_DMA9_CURR_Y_COUNT(val) bfin_write16(DMA9_CURR_Y_COUNT, val)
|
|
#define pDMA10_NEXT_DESC_PTR ((void * volatile *)DMA10_NEXT_DESC_PTR) /* DMA Channel 10 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA10_NEXT_DESC_PTR() bfin_readPTR(DMA10_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA10_NEXT_DESC_PTR(val) bfin_writePTR(DMA10_NEXT_DESC_PTR, val)
|
|
#define pDMA10_START_ADDR ((void * volatile *)DMA10_START_ADDR) /* DMA Channel 10 Start Address Register */
|
|
#define bfin_read_DMA10_START_ADDR() bfin_readPTR(DMA10_START_ADDR)
|
|
#define bfin_write_DMA10_START_ADDR(val) bfin_writePTR(DMA10_START_ADDR, val)
|
|
#define pDMA10_CONFIG ((uint16_t volatile *)DMA10_CONFIG) /* DMA Channel 10 Configuration Register */
|
|
#define bfin_read_DMA10_CONFIG() bfin_read16(DMA10_CONFIG)
|
|
#define bfin_write_DMA10_CONFIG(val) bfin_write16(DMA10_CONFIG, val)
|
|
#define pDMA10_X_COUNT ((uint16_t volatile *)DMA10_X_COUNT) /* DMA Channel 10 X Count Register */
|
|
#define bfin_read_DMA10_X_COUNT() bfin_read16(DMA10_X_COUNT)
|
|
#define bfin_write_DMA10_X_COUNT(val) bfin_write16(DMA10_X_COUNT, val)
|
|
#define pDMA10_X_MODIFY ((uint16_t volatile *)DMA10_X_MODIFY) /* DMA Channel 10 X Modify Register */
|
|
#define bfin_read_DMA10_X_MODIFY() bfin_read16(DMA10_X_MODIFY)
|
|
#define bfin_write_DMA10_X_MODIFY(val) bfin_write16(DMA10_X_MODIFY, val)
|
|
#define pDMA10_Y_COUNT ((uint16_t volatile *)DMA10_Y_COUNT) /* DMA Channel 10 Y Count Register */
|
|
#define bfin_read_DMA10_Y_COUNT() bfin_read16(DMA10_Y_COUNT)
|
|
#define bfin_write_DMA10_Y_COUNT(val) bfin_write16(DMA10_Y_COUNT, val)
|
|
#define pDMA10_Y_MODIFY ((uint16_t volatile *)DMA10_Y_MODIFY) /* DMA Channel 10 Y Modify Register */
|
|
#define bfin_read_DMA10_Y_MODIFY() bfin_read16(DMA10_Y_MODIFY)
|
|
#define bfin_write_DMA10_Y_MODIFY(val) bfin_write16(DMA10_Y_MODIFY, val)
|
|
#define pDMA10_CURR_DESC_PTR ((void * volatile *)DMA10_CURR_DESC_PTR) /* DMA Channel 10 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA10_CURR_DESC_PTR() bfin_readPTR(DMA10_CURR_DESC_PTR)
|
|
#define bfin_write_DMA10_CURR_DESC_PTR(val) bfin_writePTR(DMA10_CURR_DESC_PTR, val)
|
|
#define pDMA10_CURR_ADDR ((void * volatile *)DMA10_CURR_ADDR) /* DMA Channel 10 Current Address Register */
|
|
#define bfin_read_DMA10_CURR_ADDR() bfin_readPTR(DMA10_CURR_ADDR)
|
|
#define bfin_write_DMA10_CURR_ADDR(val) bfin_writePTR(DMA10_CURR_ADDR, val)
|
|
#define pDMA10_IRQ_STATUS ((uint16_t volatile *)DMA10_IRQ_STATUS) /* DMA Channel 10 Interrupt/Status Register */
|
|
#define bfin_read_DMA10_IRQ_STATUS() bfin_read16(DMA10_IRQ_STATUS)
|
|
#define bfin_write_DMA10_IRQ_STATUS(val) bfin_write16(DMA10_IRQ_STATUS, val)
|
|
#define pDMA10_PERIPHERAL_MAP ((uint16_t volatile *)DMA10_PERIPHERAL_MAP) /* DMA Channel 10 Peripheral Map Register */
|
|
#define bfin_read_DMA10_PERIPHERAL_MAP() bfin_read16(DMA10_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA10_PERIPHERAL_MAP(val) bfin_write16(DMA10_PERIPHERAL_MAP, val)
|
|
#define pDMA10_CURR_X_COUNT ((uint16_t volatile *)DMA10_CURR_X_COUNT) /* DMA Channel 10 Current X Count Register */
|
|
#define bfin_read_DMA10_CURR_X_COUNT() bfin_read16(DMA10_CURR_X_COUNT)
|
|
#define bfin_write_DMA10_CURR_X_COUNT(val) bfin_write16(DMA10_CURR_X_COUNT, val)
|
|
#define pDMA10_CURR_Y_COUNT ((uint16_t volatile *)DMA10_CURR_Y_COUNT) /* DMA Channel 10 Current Y Count Register */
|
|
#define bfin_read_DMA10_CURR_Y_COUNT() bfin_read16(DMA10_CURR_Y_COUNT)
|
|
#define bfin_write_DMA10_CURR_Y_COUNT(val) bfin_write16(DMA10_CURR_Y_COUNT, val)
|
|
#define pDMA11_NEXT_DESC_PTR ((void * volatile *)DMA11_NEXT_DESC_PTR) /* DMA Channel 11 Next Descriptor Pointer Register */
|
|
#define bfin_read_DMA11_NEXT_DESC_PTR() bfin_readPTR(DMA11_NEXT_DESC_PTR)
|
|
#define bfin_write_DMA11_NEXT_DESC_PTR(val) bfin_writePTR(DMA11_NEXT_DESC_PTR, val)
|
|
#define pDMA11_START_ADDR ((void * volatile *)DMA11_START_ADDR) /* DMA Channel 11 Start Address Register */
|
|
#define bfin_read_DMA11_START_ADDR() bfin_readPTR(DMA11_START_ADDR)
|
|
#define bfin_write_DMA11_START_ADDR(val) bfin_writePTR(DMA11_START_ADDR, val)
|
|
#define pDMA11_CONFIG ((uint16_t volatile *)DMA11_CONFIG) /* DMA Channel 11 Configuration Register */
|
|
#define bfin_read_DMA11_CONFIG() bfin_read16(DMA11_CONFIG)
|
|
#define bfin_write_DMA11_CONFIG(val) bfin_write16(DMA11_CONFIG, val)
|
|
#define pDMA11_X_COUNT ((uint16_t volatile *)DMA11_X_COUNT) /* DMA Channel 11 X Count Register */
|
|
#define bfin_read_DMA11_X_COUNT() bfin_read16(DMA11_X_COUNT)
|
|
#define bfin_write_DMA11_X_COUNT(val) bfin_write16(DMA11_X_COUNT, val)
|
|
#define pDMA11_X_MODIFY ((uint16_t volatile *)DMA11_X_MODIFY) /* DMA Channel 11 X Modify Register */
|
|
#define bfin_read_DMA11_X_MODIFY() bfin_read16(DMA11_X_MODIFY)
|
|
#define bfin_write_DMA11_X_MODIFY(val) bfin_write16(DMA11_X_MODIFY, val)
|
|
#define pDMA11_Y_COUNT ((uint16_t volatile *)DMA11_Y_COUNT) /* DMA Channel 11 Y Count Register */
|
|
#define bfin_read_DMA11_Y_COUNT() bfin_read16(DMA11_Y_COUNT)
|
|
#define bfin_write_DMA11_Y_COUNT(val) bfin_write16(DMA11_Y_COUNT, val)
|
|
#define pDMA11_Y_MODIFY ((uint16_t volatile *)DMA11_Y_MODIFY) /* DMA Channel 11 Y Modify Register */
|
|
#define bfin_read_DMA11_Y_MODIFY() bfin_read16(DMA11_Y_MODIFY)
|
|
#define bfin_write_DMA11_Y_MODIFY(val) bfin_write16(DMA11_Y_MODIFY, val)
|
|
#define pDMA11_CURR_DESC_PTR ((void * volatile *)DMA11_CURR_DESC_PTR) /* DMA Channel 11 Current Descriptor Pointer Register */
|
|
#define bfin_read_DMA11_CURR_DESC_PTR() bfin_readPTR(DMA11_CURR_DESC_PTR)
|
|
#define bfin_write_DMA11_CURR_DESC_PTR(val) bfin_writePTR(DMA11_CURR_DESC_PTR, val)
|
|
#define pDMA11_CURR_ADDR ((void * volatile *)DMA11_CURR_ADDR) /* DMA Channel 11 Current Address Register */
|
|
#define bfin_read_DMA11_CURR_ADDR() bfin_readPTR(DMA11_CURR_ADDR)
|
|
#define bfin_write_DMA11_CURR_ADDR(val) bfin_writePTR(DMA11_CURR_ADDR, val)
|
|
#define pDMA11_IRQ_STATUS ((uint16_t volatile *)DMA11_IRQ_STATUS) /* DMA Channel 11 Interrupt/Status Register */
|
|
#define bfin_read_DMA11_IRQ_STATUS() bfin_read16(DMA11_IRQ_STATUS)
|
|
#define bfin_write_DMA11_IRQ_STATUS(val) bfin_write16(DMA11_IRQ_STATUS, val)
|
|
#define pDMA11_PERIPHERAL_MAP ((uint16_t volatile *)DMA11_PERIPHERAL_MAP) /* DMA Channel 11 Peripheral Map Register */
|
|
#define bfin_read_DMA11_PERIPHERAL_MAP() bfin_read16(DMA11_PERIPHERAL_MAP)
|
|
#define bfin_write_DMA11_PERIPHERAL_MAP(val) bfin_write16(DMA11_PERIPHERAL_MAP, val)
|
|
#define pDMA11_CURR_X_COUNT ((uint16_t volatile *)DMA11_CURR_X_COUNT) /* DMA Channel 11 Current X Count Register */
|
|
#define bfin_read_DMA11_CURR_X_COUNT() bfin_read16(DMA11_CURR_X_COUNT)
|
|
#define bfin_write_DMA11_CURR_X_COUNT(val) bfin_write16(DMA11_CURR_X_COUNT, val)
|
|
#define pDMA11_CURR_Y_COUNT ((uint16_t volatile *)DMA11_CURR_Y_COUNT) /* DMA Channel 11 Current Y Count Register */
|
|
#define bfin_read_DMA11_CURR_Y_COUNT() bfin_read16(DMA11_CURR_Y_COUNT)
|
|
#define bfin_write_DMA11_CURR_Y_COUNT(val) bfin_write16(DMA11_CURR_Y_COUNT, val)
|
|
#define pMDMA_S0_NEXT_DESC_PTR ((void * volatile *)MDMA_S0_NEXT_DESC_PTR) /* MemDMA Stream 0 Source Next Descriptor Pointer Register */
|
|
#define bfin_read_MDMA_S0_NEXT_DESC_PTR() bfin_readPTR(MDMA_S0_NEXT_DESC_PTR)
|
|
#define bfin_write_MDMA_S0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_S0_NEXT_DESC_PTR, val)
|
|
#define pMDMA_S0_START_ADDR ((void * volatile *)MDMA_S0_START_ADDR) /* MemDMA Stream 0 Source Start Address Register */
|
|
#define bfin_read_MDMA_S0_START_ADDR() bfin_readPTR(MDMA_S0_START_ADDR)
|
|
#define bfin_write_MDMA_S0_START_ADDR(val) bfin_writePTR(MDMA_S0_START_ADDR, val)
|
|
#define pMDMA_S0_CONFIG ((uint16_t volatile *)MDMA_S0_CONFIG) /* MemDMA Stream 0 Source Configuration Register */
|
|
#define bfin_read_MDMA_S0_CONFIG() bfin_read16(MDMA_S0_CONFIG)
|
|
#define bfin_write_MDMA_S0_CONFIG(val) bfin_write16(MDMA_S0_CONFIG, val)
|
|
#define pMDMA_S0_X_COUNT ((uint16_t volatile *)MDMA_S0_X_COUNT) /* MemDMA Stream 0 Source X Count Register */
|
|
#define bfin_read_MDMA_S0_X_COUNT() bfin_read16(MDMA_S0_X_COUNT)
|
|
#define bfin_write_MDMA_S0_X_COUNT(val) bfin_write16(MDMA_S0_X_COUNT, val)
|
|
#define pMDMA_S0_X_MODIFY ((uint16_t volatile *)MDMA_S0_X_MODIFY) /* MemDMA Stream 0 Source X Modify Register */
|
|
#define bfin_read_MDMA_S0_X_MODIFY() bfin_read16(MDMA_S0_X_MODIFY)
|
|
#define bfin_write_MDMA_S0_X_MODIFY(val) bfin_write16(MDMA_S0_X_MODIFY, val)
|
|
#define pMDMA_S0_Y_COUNT ((uint16_t volatile *)MDMA_S0_Y_COUNT) /* MemDMA Stream 0 Source Y Count Register */
|
|
#define bfin_read_MDMA_S0_Y_COUNT() bfin_read16(MDMA_S0_Y_COUNT)
|
|
#define bfin_write_MDMA_S0_Y_COUNT(val) bfin_write16(MDMA_S0_Y_COUNT, val)
|
|
#define pMDMA_S0_Y_MODIFY ((uint16_t volatile *)MDMA_S0_Y_MODIFY) /* MemDMA Stream 0 Source Y Modify Register */
|
|
#define bfin_read_MDMA_S0_Y_MODIFY() bfin_read16(MDMA_S0_Y_MODIFY)
|
|
#define bfin_write_MDMA_S0_Y_MODIFY(val) bfin_write16(MDMA_S0_Y_MODIFY, val)
|
|
#define pMDMA_S0_CURR_DESC_PTR ((void * volatile *)MDMA_S0_CURR_DESC_PTR) /* MemDMA Stream 0 Source Current Descriptor Pointer Register */
|
|
#define bfin_read_MDMA_S0_CURR_DESC_PTR() bfin_readPTR(MDMA_S0_CURR_DESC_PTR)
|
|
#define bfin_write_MDMA_S0_CURR_DESC_PTR(val) bfin_writePTR(MDMA_S0_CURR_DESC_PTR, val)
|
|
#define pMDMA_S0_CURR_ADDR ((void * volatile *)MDMA_S0_CURR_ADDR) /* MemDMA Stream 0 Source Current Address Register */
|
|
#define bfin_read_MDMA_S0_CURR_ADDR() bfin_readPTR(MDMA_S0_CURR_ADDR)
|
|
#define bfin_write_MDMA_S0_CURR_ADDR(val) bfin_writePTR(MDMA_S0_CURR_ADDR, val)
|
|
#define pMDMA_S0_IRQ_STATUS ((uint16_t volatile *)MDMA_S0_IRQ_STATUS) /* MemDMA Stream 0 Source Interrupt/Status Register */
|
|
#define bfin_read_MDMA_S0_IRQ_STATUS() bfin_read16(MDMA_S0_IRQ_STATUS)
|
|
#define bfin_write_MDMA_S0_IRQ_STATUS(val) bfin_write16(MDMA_S0_IRQ_STATUS, val)
|
|
#define pMDMA_S0_PERIPHERAL_MAP ((uint16_t volatile *)MDMA_S0_PERIPHERAL_MAP) /* MemDMA Stream 0 Source Peripheral Map Register */
|
|
#define bfin_read_MDMA_S0_PERIPHERAL_MAP() bfin_read16(MDMA_S0_PERIPHERAL_MAP)
|
|
#define bfin_write_MDMA_S0_PERIPHERAL_MAP(val) bfin_write16(MDMA_S0_PERIPHERAL_MAP, val)
|
|
#define pMDMA_S0_CURR_X_COUNT ((uint16_t volatile *)MDMA_S0_CURR_X_COUNT) /* MemDMA Stream 0 Source Current X Count Register */
|
|
#define bfin_read_MDMA_S0_CURR_X_COUNT() bfin_read16(MDMA_S0_CURR_X_COUNT)
|
|
#define bfin_write_MDMA_S0_CURR_X_COUNT(val) bfin_write16(MDMA_S0_CURR_X_COUNT, val)
|
|
#define pMDMA_S0_CURR_Y_COUNT ((uint16_t volatile *)MDMA_S0_CURR_Y_COUNT) /* MemDMA Stream 0 Source Current Y Count Register */
|
|
#define bfin_read_MDMA_S0_CURR_Y_COUNT() bfin_read16(MDMA_S0_CURR_Y_COUNT)
|
|
#define bfin_write_MDMA_S0_CURR_Y_COUNT(val) bfin_write16(MDMA_S0_CURR_Y_COUNT, val)
|
|
#define pMDMA_D0_NEXT_DESC_PTR ((void * volatile *)MDMA_D0_NEXT_DESC_PTR) /* MemDMA Stream 0 Destination Next Descriptor Pointer Register */
|
|
#define bfin_read_MDMA_D0_NEXT_DESC_PTR() bfin_readPTR(MDMA_D0_NEXT_DESC_PTR)
|
|
#define bfin_write_MDMA_D0_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_D0_NEXT_DESC_PTR, val)
|
|
#define pMDMA_D0_START_ADDR ((void * volatile *)MDMA_D0_START_ADDR) /* MemDMA Stream 0 Destination Start Address Register */
|
|
#define bfin_read_MDMA_D0_START_ADDR() bfin_readPTR(MDMA_D0_START_ADDR)
|
|
#define bfin_write_MDMA_D0_START_ADDR(val) bfin_writePTR(MDMA_D0_START_ADDR, val)
|
|
#define pMDMA_D0_CONFIG ((uint16_t volatile *)MDMA_D0_CONFIG) /* MemDMA Stream 0 Destination Configuration Register */
|
|
#define bfin_read_MDMA_D0_CONFIG() bfin_read16(MDMA_D0_CONFIG)
|
|
#define bfin_write_MDMA_D0_CONFIG(val) bfin_write16(MDMA_D0_CONFIG, val)
|
|
#define pMDMA_D0_X_COUNT ((uint16_t volatile *)MDMA_D0_X_COUNT) /* MemDMA Stream 0 Destination X Count Register */
|
|
#define bfin_read_MDMA_D0_X_COUNT() bfin_read16(MDMA_D0_X_COUNT)
|
|
#define bfin_write_MDMA_D0_X_COUNT(val) bfin_write16(MDMA_D0_X_COUNT, val)
|
|
#define pMDMA_D0_X_MODIFY ((uint16_t volatile *)MDMA_D0_X_MODIFY) /* MemDMA Stream 0 Destination X Modify Register */
|
|
#define bfin_read_MDMA_D0_X_MODIFY() bfin_read16(MDMA_D0_X_MODIFY)
|
|
#define bfin_write_MDMA_D0_X_MODIFY(val) bfin_write16(MDMA_D0_X_MODIFY, val)
|
|
#define pMDMA_D0_Y_COUNT ((uint16_t volatile *)MDMA_D0_Y_COUNT) /* MemDMA Stream 0 Destination Y Count Register */
|
|
#define bfin_read_MDMA_D0_Y_COUNT() bfin_read16(MDMA_D0_Y_COUNT)
|
|
#define bfin_write_MDMA_D0_Y_COUNT(val) bfin_write16(MDMA_D0_Y_COUNT, val)
|
|
#define pMDMA_D0_Y_MODIFY ((uint16_t volatile *)MDMA_D0_Y_MODIFY) /* MemDMA Stream 0 Destination Y Modify Register */
|
|
#define bfin_read_MDMA_D0_Y_MODIFY() bfin_read16(MDMA_D0_Y_MODIFY)
|
|
#define bfin_write_MDMA_D0_Y_MODIFY(val) bfin_write16(MDMA_D0_Y_MODIFY, val)
|
|
#define pMDMA_D0_CURR_DESC_PTR ((void * volatile *)MDMA_D0_CURR_DESC_PTR) /* MemDMA Stream 0 Destination Current Descriptor Pointer Register */
|
|
#define bfin_read_MDMA_D0_CURR_DESC_PTR() bfin_readPTR(MDMA_D0_CURR_DESC_PTR)
|
|
#define bfin_write_MDMA_D0_CURR_DESC_PTR(val) bfin_writePTR(MDMA_D0_CURR_DESC_PTR, val)
|
|
#define pMDMA_D0_CURR_ADDR ((void * volatile *)MDMA_D0_CURR_ADDR) /* MemDMA Stream 0 Destination Current Address Register */
|
|
#define bfin_read_MDMA_D0_CURR_ADDR() bfin_readPTR(MDMA_D0_CURR_ADDR)
|
|
#define bfin_write_MDMA_D0_CURR_ADDR(val) bfin_writePTR(MDMA_D0_CURR_ADDR, val)
|
|
#define pMDMA_D0_IRQ_STATUS ((uint16_t volatile *)MDMA_D0_IRQ_STATUS) /* MemDMA Stream 0 Destination Interrupt/Status Register */
|
|
#define bfin_read_MDMA_D0_IRQ_STATUS() bfin_read16(MDMA_D0_IRQ_STATUS)
|
|
#define bfin_write_MDMA_D0_IRQ_STATUS(val) bfin_write16(MDMA_D0_IRQ_STATUS, val)
|
|
#define pMDMA_D0_PERIPHERAL_MAP ((uint16_t volatile *)MDMA_D0_PERIPHERAL_MAP) /* MemDMA Stream 0 Destination Peripheral Map Register */
|
|
#define bfin_read_MDMA_D0_PERIPHERAL_MAP() bfin_read16(MDMA_D0_PERIPHERAL_MAP)
|
|
#define bfin_write_MDMA_D0_PERIPHERAL_MAP(val) bfin_write16(MDMA_D0_PERIPHERAL_MAP, val)
|
|
#define pMDMA_D0_CURR_X_COUNT ((uint16_t volatile *)MDMA_D0_CURR_X_COUNT) /* MemDMA Stream 0 Destination Current X Count Register */
|
|
#define bfin_read_MDMA_D0_CURR_X_COUNT() bfin_read16(MDMA_D0_CURR_X_COUNT)
|
|
#define bfin_write_MDMA_D0_CURR_X_COUNT(val) bfin_write16(MDMA_D0_CURR_X_COUNT, val)
|
|
#define pMDMA_D0_CURR_Y_COUNT ((uint16_t volatile *)MDMA_D0_CURR_Y_COUNT) /* MemDMA Stream 0 Destination Current Y Count Register */
|
|
#define bfin_read_MDMA_D0_CURR_Y_COUNT() bfin_read16(MDMA_D0_CURR_Y_COUNT)
|
|
#define bfin_write_MDMA_D0_CURR_Y_COUNT(val) bfin_write16(MDMA_D0_CURR_Y_COUNT, val)
|
|
#define pMDMA_S1_NEXT_DESC_PTR ((void * volatile *)MDMA_S1_NEXT_DESC_PTR) /* MemDMA Stream 1 Source Next Descriptor Pointer Register */
|
|
#define bfin_read_MDMA_S1_NEXT_DESC_PTR() bfin_readPTR(MDMA_S1_NEXT_DESC_PTR)
|
|
#define bfin_write_MDMA_S1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_S1_NEXT_DESC_PTR, val)
|
|
#define pMDMA_S1_START_ADDR ((void * volatile *)MDMA_S1_START_ADDR) /* MemDMA Stream 1 Source Start Address Register */
|
|
#define bfin_read_MDMA_S1_START_ADDR() bfin_readPTR(MDMA_S1_START_ADDR)
|
|
#define bfin_write_MDMA_S1_START_ADDR(val) bfin_writePTR(MDMA_S1_START_ADDR, val)
|
|
#define pMDMA_S1_CONFIG ((uint16_t volatile *)MDMA_S1_CONFIG) /* MemDMA Stream 1 Source Configuration Register */
|
|
#define bfin_read_MDMA_S1_CONFIG() bfin_read16(MDMA_S1_CONFIG)
|
|
#define bfin_write_MDMA_S1_CONFIG(val) bfin_write16(MDMA_S1_CONFIG, val)
|
|
#define pMDMA_S1_X_COUNT ((uint16_t volatile *)MDMA_S1_X_COUNT) /* MemDMA Stream 1 Source X Count Register */
|
|
#define bfin_read_MDMA_S1_X_COUNT() bfin_read16(MDMA_S1_X_COUNT)
|
|
#define bfin_write_MDMA_S1_X_COUNT(val) bfin_write16(MDMA_S1_X_COUNT, val)
|
|
#define pMDMA_S1_X_MODIFY ((uint16_t volatile *)MDMA_S1_X_MODIFY) /* MemDMA Stream 1 Source X Modify Register */
|
|
#define bfin_read_MDMA_S1_X_MODIFY() bfin_read16(MDMA_S1_X_MODIFY)
|
|
#define bfin_write_MDMA_S1_X_MODIFY(val) bfin_write16(MDMA_S1_X_MODIFY, val)
|
|
#define pMDMA_S1_Y_COUNT ((uint16_t volatile *)MDMA_S1_Y_COUNT) /* MemDMA Stream 1 Source Y Count Register */
|
|
#define bfin_read_MDMA_S1_Y_COUNT() bfin_read16(MDMA_S1_Y_COUNT)
|
|
#define bfin_write_MDMA_S1_Y_COUNT(val) bfin_write16(MDMA_S1_Y_COUNT, val)
|
|
#define pMDMA_S1_Y_MODIFY ((uint16_t volatile *)MDMA_S1_Y_MODIFY) /* MemDMA Stream 1 Source Y Modify Register */
|
|
#define bfin_read_MDMA_S1_Y_MODIFY() bfin_read16(MDMA_S1_Y_MODIFY)
|
|
#define bfin_write_MDMA_S1_Y_MODIFY(val) bfin_write16(MDMA_S1_Y_MODIFY, val)
|
|
#define pMDMA_S1_CURR_DESC_PTR ((void * volatile *)MDMA_S1_CURR_DESC_PTR) /* MemDMA Stream 1 Source Current Descriptor Pointer Register */
|
|
#define bfin_read_MDMA_S1_CURR_DESC_PTR() bfin_readPTR(MDMA_S1_CURR_DESC_PTR)
|
|
#define bfin_write_MDMA_S1_CURR_DESC_PTR(val) bfin_writePTR(MDMA_S1_CURR_DESC_PTR, val)
|
|
#define pMDMA_S1_CURR_ADDR ((void * volatile *)MDMA_S1_CURR_ADDR) /* MemDMA Stream 1 Source Current Address Register */
|
|
#define bfin_read_MDMA_S1_CURR_ADDR() bfin_readPTR(MDMA_S1_CURR_ADDR)
|
|
#define bfin_write_MDMA_S1_CURR_ADDR(val) bfin_writePTR(MDMA_S1_CURR_ADDR, val)
|
|
#define pMDMA_S1_IRQ_STATUS ((uint16_t volatile *)MDMA_S1_IRQ_STATUS) /* MemDMA Stream 1 Source Interrupt/Status Register */
|
|
#define bfin_read_MDMA_S1_IRQ_STATUS() bfin_read16(MDMA_S1_IRQ_STATUS)
|
|
#define bfin_write_MDMA_S1_IRQ_STATUS(val) bfin_write16(MDMA_S1_IRQ_STATUS, val)
|
|
#define pMDMA_S1_PERIPHERAL_MAP ((uint16_t volatile *)MDMA_S1_PERIPHERAL_MAP) /* MemDMA Stream 1 Source Peripheral Map Register */
|
|
#define bfin_read_MDMA_S1_PERIPHERAL_MAP() bfin_read16(MDMA_S1_PERIPHERAL_MAP)
|
|
#define bfin_write_MDMA_S1_PERIPHERAL_MAP(val) bfin_write16(MDMA_S1_PERIPHERAL_MAP, val)
|
|
#define pMDMA_S1_CURR_X_COUNT ((uint16_t volatile *)MDMA_S1_CURR_X_COUNT) /* MemDMA Stream 1 Source Current X Count Register */
|
|
#define bfin_read_MDMA_S1_CURR_X_COUNT() bfin_read16(MDMA_S1_CURR_X_COUNT)
|
|
#define bfin_write_MDMA_S1_CURR_X_COUNT(val) bfin_write16(MDMA_S1_CURR_X_COUNT, val)
|
|
#define pMDMA_S1_CURR_Y_COUNT ((uint16_t volatile *)MDMA_S1_CURR_Y_COUNT) /* MemDMA Stream 1 Source Current Y Count Register */
|
|
#define bfin_read_MDMA_S1_CURR_Y_COUNT() bfin_read16(MDMA_S1_CURR_Y_COUNT)
|
|
#define bfin_write_MDMA_S1_CURR_Y_COUNT(val) bfin_write16(MDMA_S1_CURR_Y_COUNT, val)
|
|
#define pMDMA_D1_NEXT_DESC_PTR ((void * volatile *)MDMA_D1_NEXT_DESC_PTR) /* MemDMA Stream 1 Destination Next Descriptor Pointer Register */
|
|
#define bfin_read_MDMA_D1_NEXT_DESC_PTR() bfin_readPTR(MDMA_D1_NEXT_DESC_PTR)
|
|
#define bfin_write_MDMA_D1_NEXT_DESC_PTR(val) bfin_writePTR(MDMA_D1_NEXT_DESC_PTR, val)
|
|
#define pMDMA_D1_START_ADDR ((void * volatile *)MDMA_D1_START_ADDR) /* MemDMA Stream 1 Destination Start Address Register */
|
|
#define bfin_read_MDMA_D1_START_ADDR() bfin_readPTR(MDMA_D1_START_ADDR)
|
|
#define bfin_write_MDMA_D1_START_ADDR(val) bfin_writePTR(MDMA_D1_START_ADDR, val)
|
|
#define pMDMA_D1_CONFIG ((uint16_t volatile *)MDMA_D1_CONFIG) /* MemDMA Stream 1 Destination Configuration Register */
|
|
#define bfin_read_MDMA_D1_CONFIG() bfin_read16(MDMA_D1_CONFIG)
|
|
#define bfin_write_MDMA_D1_CONFIG(val) bfin_write16(MDMA_D1_CONFIG, val)
|
|
#define pMDMA_D1_X_COUNT ((uint16_t volatile *)MDMA_D1_X_COUNT) /* MemDMA Stream 1 Destination X Count Register */
|
|
#define bfin_read_MDMA_D1_X_COUNT() bfin_read16(MDMA_D1_X_COUNT)
|
|
#define bfin_write_MDMA_D1_X_COUNT(val) bfin_write16(MDMA_D1_X_COUNT, val)
|
|
#define pMDMA_D1_X_MODIFY ((uint16_t volatile *)MDMA_D1_X_MODIFY) /* MemDMA Stream 1 Destination X Modify Register */
|
|
#define bfin_read_MDMA_D1_X_MODIFY() bfin_read16(MDMA_D1_X_MODIFY)
|
|
#define bfin_write_MDMA_D1_X_MODIFY(val) bfin_write16(MDMA_D1_X_MODIFY, val)
|
|
#define pMDMA_D1_Y_COUNT ((uint16_t volatile *)MDMA_D1_Y_COUNT) /* MemDMA Stream 1 Destination Y Count Register */
|
|
#define bfin_read_MDMA_D1_Y_COUNT() bfin_read16(MDMA_D1_Y_COUNT)
|
|
#define bfin_write_MDMA_D1_Y_COUNT(val) bfin_write16(MDMA_D1_Y_COUNT, val)
|
|
#define pMDMA_D1_Y_MODIFY ((uint16_t volatile *)MDMA_D1_Y_MODIFY) /* MemDMA Stream 1 Destination Y Modify Register */
|
|
#define bfin_read_MDMA_D1_Y_MODIFY() bfin_read16(MDMA_D1_Y_MODIFY)
|
|
#define bfin_write_MDMA_D1_Y_MODIFY(val) bfin_write16(MDMA_D1_Y_MODIFY, val)
|
|
#define pMDMA_D1_CURR_DESC_PTR ((void * volatile *)MDMA_D1_CURR_DESC_PTR) /* MemDMA Stream 1 Destination Current Descriptor Pointer Register */
|
|
#define bfin_read_MDMA_D1_CURR_DESC_PTR() bfin_readPTR(MDMA_D1_CURR_DESC_PTR)
|
|
#define bfin_write_MDMA_D1_CURR_DESC_PTR(val) bfin_writePTR(MDMA_D1_CURR_DESC_PTR, val)
|
|
#define pMDMA_D1_CURR_ADDR ((void * volatile *)MDMA_D1_CURR_ADDR) /* MemDMA Stream 1 Destination Current Address Register */
|
|
#define bfin_read_MDMA_D1_CURR_ADDR() bfin_readPTR(MDMA_D1_CURR_ADDR)
|
|
#define bfin_write_MDMA_D1_CURR_ADDR(val) bfin_writePTR(MDMA_D1_CURR_ADDR, val)
|
|
#define pMDMA_D1_IRQ_STATUS ((uint16_t volatile *)MDMA_D1_IRQ_STATUS) /* MemDMA Stream 1 Destination Interrupt/Status Register */
|
|
#define bfin_read_MDMA_D1_IRQ_STATUS() bfin_read16(MDMA_D1_IRQ_STATUS)
|
|
#define bfin_write_MDMA_D1_IRQ_STATUS(val) bfin_write16(MDMA_D1_IRQ_STATUS, val)
|
|
#define pMDMA_D1_PERIPHERAL_MAP ((uint16_t volatile *)MDMA_D1_PERIPHERAL_MAP) /* MemDMA Stream 1 Destination Peripheral Map Register */
|
|
#define bfin_read_MDMA_D1_PERIPHERAL_MAP() bfin_read16(MDMA_D1_PERIPHERAL_MAP)
|
|
#define bfin_write_MDMA_D1_PERIPHERAL_MAP(val) bfin_write16(MDMA_D1_PERIPHERAL_MAP, val)
|
|
#define pMDMA_D1_CURR_X_COUNT ((uint16_t volatile *)MDMA_D1_CURR_X_COUNT) /* MemDMA Stream 1 Destination Current X Count Register */
|
|
#define bfin_read_MDMA_D1_CURR_X_COUNT() bfin_read16(MDMA_D1_CURR_X_COUNT)
|
|
#define bfin_write_MDMA_D1_CURR_X_COUNT(val) bfin_write16(MDMA_D1_CURR_X_COUNT, val)
|
|
#define pMDMA_D1_CURR_Y_COUNT ((uint16_t volatile *)MDMA_D1_CURR_Y_COUNT) /* MemDMA Stream 1 Destination Current Y Count Register */
|
|
#define bfin_read_MDMA_D1_CURR_Y_COUNT() bfin_read16(MDMA_D1_CURR_Y_COUNT)
|
|
#define bfin_write_MDMA_D1_CURR_Y_COUNT(val) bfin_write16(MDMA_D1_CURR_Y_COUNT, val)
|
|
#define pPPI_CONTROL ((uint16_t volatile *)PPI_CONTROL) /* PPI Control Register */
|
|
#define bfin_read_PPI_CONTROL() bfin_read16(PPI_CONTROL)
|
|
#define bfin_write_PPI_CONTROL(val) bfin_write16(PPI_CONTROL, val)
|
|
#define pPPI_STATUS ((uint16_t volatile *)PPI_STATUS) /* PPI Status Register */
|
|
#define bfin_read_PPI_STATUS() bfin_read16(PPI_STATUS)
|
|
#define bfin_write_PPI_STATUS(val) bfin_write16(PPI_STATUS, val)
|
|
#define pPPI_COUNT ((uint16_t volatile *)PPI_COUNT) /* PPI Transfer Count Register */
|
|
#define bfin_read_PPI_COUNT() bfin_read16(PPI_COUNT)
|
|
#define bfin_write_PPI_COUNT(val) bfin_write16(PPI_COUNT, val)
|
|
#define pPPI_DELAY ((uint16_t volatile *)PPI_DELAY) /* PPI Delay Count Register */
|
|
#define bfin_read_PPI_DELAY() bfin_read16(PPI_DELAY)
|
|
#define bfin_write_PPI_DELAY(val) bfin_write16(PPI_DELAY, val)
|
|
#define pPPI_FRAME ((uint16_t volatile *)PPI_FRAME) /* PPI Frame Length Register */
|
|
#define bfin_read_PPI_FRAME() bfin_read16(PPI_FRAME)
|
|
#define bfin_write_PPI_FRAME(val) bfin_write16(PPI_FRAME, val)
|
|
#define pTWI_CLKDIV ((uint16_t volatile *)TWI_CLKDIV) /* Serial Clock Divider Register */
|
|
#define bfin_read_TWI_CLKDIV() bfin_read16(TWI_CLKDIV)
|
|
#define bfin_write_TWI_CLKDIV(val) bfin_write16(TWI_CLKDIV, val)
|
|
#define pTWI_CONTROL ((uint16_t volatile *)TWI_CONTROL) /* TWI Control Register */
|
|
#define bfin_read_TWI_CONTROL() bfin_read16(TWI_CONTROL)
|
|
#define bfin_write_TWI_CONTROL(val) bfin_write16(TWI_CONTROL, val)
|
|
#define pTWI_SLAVE_CTL ((uint16_t volatile *)TWI_SLAVE_CTL) /* Slave Mode Control Register */
|
|
#define bfin_read_TWI_SLAVE_CTL() bfin_read16(TWI_SLAVE_CTL)
|
|
#define bfin_write_TWI_SLAVE_CTL(val) bfin_write16(TWI_SLAVE_CTL, val)
|
|
#define pTWI_SLAVE_STAT ((uint16_t volatile *)TWI_SLAVE_STAT) /* Slave Mode Status Register */
|
|
#define bfin_read_TWI_SLAVE_STAT() bfin_read16(TWI_SLAVE_STAT)
|
|
#define bfin_write_TWI_SLAVE_STAT(val) bfin_write16(TWI_SLAVE_STAT, val)
|
|
#define pTWI_SLAVE_ADDR ((uint16_t volatile *)TWI_SLAVE_ADDR) /* Slave Mode Address Register */
|
|
#define bfin_read_TWI_SLAVE_ADDR() bfin_read16(TWI_SLAVE_ADDR)
|
|
#define bfin_write_TWI_SLAVE_ADDR(val) bfin_write16(TWI_SLAVE_ADDR, val)
|
|
#define pTWI_MASTER_CTL ((uint16_t volatile *)TWI_MASTER_CTL) /* Master Mode Control Register */
|
|
#define bfin_read_TWI_MASTER_CTL() bfin_read16(TWI_MASTER_CTL)
|
|
#define bfin_write_TWI_MASTER_CTL(val) bfin_write16(TWI_MASTER_CTL, val)
|
|
#define pTWI_MASTER_STAT ((uint16_t volatile *)TWI_MASTER_STAT) /* Master Mode Status Register */
|
|
#define bfin_read_TWI_MASTER_STAT() bfin_read16(TWI_MASTER_STAT)
|
|
#define bfin_write_TWI_MASTER_STAT(val) bfin_write16(TWI_MASTER_STAT, val)
|
|
#define pTWI_MASTER_ADDR ((uint16_t volatile *)TWI_MASTER_ADDR) /* Master Mode Address Register */
|
|
#define bfin_read_TWI_MASTER_ADDR() bfin_read16(TWI_MASTER_ADDR)
|
|
#define bfin_write_TWI_MASTER_ADDR(val) bfin_write16(TWI_MASTER_ADDR, val)
|
|
#define pTWI_INT_STAT ((uint16_t volatile *)TWI_INT_STAT) /* TWI Interrupt Status Register */
|
|
#define bfin_read_TWI_INT_STAT() bfin_read16(TWI_INT_STAT)
|
|
#define bfin_write_TWI_INT_STAT(val) bfin_write16(TWI_INT_STAT, val)
|
|
#define pTWI_INT_MASK ((uint16_t volatile *)TWI_INT_MASK) /* TWI Master Interrupt Mask Register */
|
|
#define bfin_read_TWI_INT_MASK() bfin_read16(TWI_INT_MASK)
|
|
#define bfin_write_TWI_INT_MASK(val) bfin_write16(TWI_INT_MASK, val)
|
|
#define pTWI_FIFO_CTL ((uint16_t volatile *)TWI_FIFO_CTL) /* FIFO Control Register */
|
|
#define bfin_read_TWI_FIFO_CTL() bfin_read16(TWI_FIFO_CTL)
|
|
#define bfin_write_TWI_FIFO_CTL(val) bfin_write16(TWI_FIFO_CTL, val)
|
|
#define pTWI_FIFO_STAT ((uint16_t volatile *)TWI_FIFO_STAT) /* FIFO Status Register */
|
|
#define bfin_read_TWI_FIFO_STAT() bfin_read16(TWI_FIFO_STAT)
|
|
#define bfin_write_TWI_FIFO_STAT(val) bfin_write16(TWI_FIFO_STAT, val)
|
|
#define pTWI_XMT_DATA8 ((uint16_t volatile *)TWI_XMT_DATA8) /* FIFO Transmit Data Single Byte Register */
|
|
#define bfin_read_TWI_XMT_DATA8() bfin_read16(TWI_XMT_DATA8)
|
|
#define bfin_write_TWI_XMT_DATA8(val) bfin_write16(TWI_XMT_DATA8, val)
|
|
#define pTWI_XMT_DATA16 ((uint16_t volatile *)TWI_XMT_DATA16) /* FIFO Transmit Data Double Byte Register */
|
|
#define bfin_read_TWI_XMT_DATA16() bfin_read16(TWI_XMT_DATA16)
|
|
#define bfin_write_TWI_XMT_DATA16(val) bfin_write16(TWI_XMT_DATA16, val)
|
|
#define pTWI_RCV_DATA8 ((uint16_t volatile *)TWI_RCV_DATA8) /* FIFO Receive Data Single Byte Register */
|
|
#define bfin_read_TWI_RCV_DATA8() bfin_read16(TWI_RCV_DATA8)
|
|
#define bfin_write_TWI_RCV_DATA8(val) bfin_write16(TWI_RCV_DATA8, val)
|
|
#define pTWI_RCV_DATA16 ((uint16_t volatile *)TWI_RCV_DATA16) /* FIFO Receive Data Double Byte Register */
|
|
#define bfin_read_TWI_RCV_DATA16() bfin_read16(TWI_RCV_DATA16)
|
|
#define bfin_write_TWI_RCV_DATA16(val) bfin_write16(TWI_RCV_DATA16, val)
|
|
#define pPORTGIO ((uint16_t volatile *)PORTGIO) /* Port G I/O Pin State Specify Register */
|
|
#define bfin_read_PORTGIO() bfin_read16(PORTGIO)
|
|
#define bfin_write_PORTGIO(val) bfin_write16(PORTGIO, val)
|
|
#define pPORTGIO_CLEAR ((uint16_t volatile *)PORTGIO_CLEAR) /* Port G I/O Peripheral Interrupt Clear Register */
|
|
#define bfin_read_PORTGIO_CLEAR() bfin_read16(PORTGIO_CLEAR)
|
|
#define bfin_write_PORTGIO_CLEAR(val) bfin_write16(PORTGIO_CLEAR, val)
|
|
#define pPORTGIO_SET ((uint16_t volatile *)PORTGIO_SET) /* Port G I/O Peripheral Interrupt Set Register */
|
|
#define bfin_read_PORTGIO_SET() bfin_read16(PORTGIO_SET)
|
|
#define bfin_write_PORTGIO_SET(val) bfin_write16(PORTGIO_SET, val)
|
|
#define pPORTGIO_TOGGLE ((uint16_t volatile *)PORTGIO_TOGGLE) /* Port G I/O Pin State Toggle Register */
|
|
#define bfin_read_PORTGIO_TOGGLE() bfin_read16(PORTGIO_TOGGLE)
|
|
#define bfin_write_PORTGIO_TOGGLE(val) bfin_write16(PORTGIO_TOGGLE, val)
|
|
#define pPORTGIO_MASKA ((uint16_t volatile *)PORTGIO_MASKA) /* Port G I/O Mask State Specify Interrupt A Register */
|
|
#define bfin_read_PORTGIO_MASKA() bfin_read16(PORTGIO_MASKA)
|
|
#define bfin_write_PORTGIO_MASKA(val) bfin_write16(PORTGIO_MASKA, val)
|
|
#define pPORTGIO_MASKA_CLEAR ((uint16_t volatile *)PORTGIO_MASKA_CLEAR) /* Port G I/O Mask Disable Interrupt A Register */
|
|
#define bfin_read_PORTGIO_MASKA_CLEAR() bfin_read16(PORTGIO_MASKA_CLEAR)
|
|
#define bfin_write_PORTGIO_MASKA_CLEAR(val) bfin_write16(PORTGIO_MASKA_CLEAR, val)
|
|
#define pPORTGIO_MASKA_SET ((uint16_t volatile *)PORTGIO_MASKA_SET) /* Port G I/O Mask Enable Interrupt A Register */
|
|
#define bfin_read_PORTGIO_MASKA_SET() bfin_read16(PORTGIO_MASKA_SET)
|
|
#define bfin_write_PORTGIO_MASKA_SET(val) bfin_write16(PORTGIO_MASKA_SET, val)
|
|
#define pPORTGIO_MASKA_TOGGLE ((uint16_t volatile *)PORTGIO_MASKA_TOGGLE) /* Port G I/O Mask Toggle Enable Interrupt A Register */
|
|
#define bfin_read_PORTGIO_MASKA_TOGGLE() bfin_read16(PORTGIO_MASKA_TOGGLE)
|
|
#define bfin_write_PORTGIO_MASKA_TOGGLE(val) bfin_write16(PORTGIO_MASKA_TOGGLE, val)
|
|
#define pPORTGIO_MASKB ((uint16_t volatile *)PORTGIO_MASKB) /* Port G I/O Mask State Specify Interrupt B Register */
|
|
#define bfin_read_PORTGIO_MASKB() bfin_read16(PORTGIO_MASKB)
|
|
#define bfin_write_PORTGIO_MASKB(val) bfin_write16(PORTGIO_MASKB, val)
|
|
#define pPORTGIO_MASKB_CLEAR ((uint16_t volatile *)PORTGIO_MASKB_CLEAR) /* Port G I/O Mask Disable Interrupt B Register */
|
|
#define bfin_read_PORTGIO_MASKB_CLEAR() bfin_read16(PORTGIO_MASKB_CLEAR)
|
|
#define bfin_write_PORTGIO_MASKB_CLEAR(val) bfin_write16(PORTGIO_MASKB_CLEAR, val)
|
|
#define pPORTGIO_MASKB_SET ((uint16_t volatile *)PORTGIO_MASKB_SET) /* Port G I/O Mask Enable Interrupt B Register */
|
|
#define bfin_read_PORTGIO_MASKB_SET() bfin_read16(PORTGIO_MASKB_SET)
|
|
#define bfin_write_PORTGIO_MASKB_SET(val) bfin_write16(PORTGIO_MASKB_SET, val)
|
|
#define pPORTGIO_MASKB_TOGGLE ((uint16_t volatile *)PORTGIO_MASKB_TOGGLE) /* Port G I/O Mask Toggle Enable Interrupt B Register */
|
|
#define bfin_read_PORTGIO_MASKB_TOGGLE() bfin_read16(PORTGIO_MASKB_TOGGLE)
|
|
#define bfin_write_PORTGIO_MASKB_TOGGLE(val) bfin_write16(PORTGIO_MASKB_TOGGLE, val)
|
|
#define pPORTGIO_DIR ((uint16_t volatile *)PORTGIO_DIR) /* Port G I/O Direction Register */
|
|
#define bfin_read_PORTGIO_DIR() bfin_read16(PORTGIO_DIR)
|
|
#define bfin_write_PORTGIO_DIR(val) bfin_write16(PORTGIO_DIR, val)
|
|
#define pPORTGIO_POLAR ((uint16_t volatile *)PORTGIO_POLAR) /* Port G I/O Source Polarity Register */
|
|
#define bfin_read_PORTGIO_POLAR() bfin_read16(PORTGIO_POLAR)
|
|
#define bfin_write_PORTGIO_POLAR(val) bfin_write16(PORTGIO_POLAR, val)
|
|
#define pPORTGIO_EDGE ((uint16_t volatile *)PORTGIO_EDGE) /* Port G I/O Source Sensitivity Register */
|
|
#define bfin_read_PORTGIO_EDGE() bfin_read16(PORTGIO_EDGE)
|
|
#define bfin_write_PORTGIO_EDGE(val) bfin_write16(PORTGIO_EDGE, val)
|
|
#define pPORTGIO_BOTH ((uint16_t volatile *)PORTGIO_BOTH) /* Port G I/O Set on BOTH Edges Register */
|
|
#define bfin_read_PORTGIO_BOTH() bfin_read16(PORTGIO_BOTH)
|
|
#define bfin_write_PORTGIO_BOTH(val) bfin_write16(PORTGIO_BOTH, val)
|
|
#define pPORTGIO_INEN ((uint16_t volatile *)PORTGIO_INEN) /* Port G I/O Input Enable Register */
|
|
#define bfin_read_PORTGIO_INEN() bfin_read16(PORTGIO_INEN)
|
|
#define bfin_write_PORTGIO_INEN(val) bfin_write16(PORTGIO_INEN, val)
|
|
#define pPORTHIO ((uint16_t volatile *)PORTHIO) /* Port H I/O Pin State Specify Register */
|
|
#define bfin_read_PORTHIO() bfin_read16(PORTHIO)
|
|
#define bfin_write_PORTHIO(val) bfin_write16(PORTHIO, val)
|
|
#define pPORTHIO_CLEAR ((uint16_t volatile *)PORTHIO_CLEAR) /* Port H I/O Peripheral Interrupt Clear Register */
|
|
#define bfin_read_PORTHIO_CLEAR() bfin_read16(PORTHIO_CLEAR)
|
|
#define bfin_write_PORTHIO_CLEAR(val) bfin_write16(PORTHIO_CLEAR, val)
|
|
#define pPORTHIO_SET ((uint16_t volatile *)PORTHIO_SET) /* Port H I/O Peripheral Interrupt Set Register */
|
|
#define bfin_read_PORTHIO_SET() bfin_read16(PORTHIO_SET)
|
|
#define bfin_write_PORTHIO_SET(val) bfin_write16(PORTHIO_SET, val)
|
|
#define pPORTHIO_TOGGLE ((uint16_t volatile *)PORTHIO_TOGGLE) /* Port H I/O Pin State Toggle Register */
|
|
#define bfin_read_PORTHIO_TOGGLE() bfin_read16(PORTHIO_TOGGLE)
|
|
#define bfin_write_PORTHIO_TOGGLE(val) bfin_write16(PORTHIO_TOGGLE, val)
|
|
#define pPORTHIO_MASKA ((uint16_t volatile *)PORTHIO_MASKA) /* Port H I/O Mask State Specify Interrupt A Register */
|
|
#define bfin_read_PORTHIO_MASKA() bfin_read16(PORTHIO_MASKA)
|
|
#define bfin_write_PORTHIO_MASKA(val) bfin_write16(PORTHIO_MASKA, val)
|
|
#define pPORTHIO_MASKA_CLEAR ((uint16_t volatile *)PORTHIO_MASKA_CLEAR) /* Port H I/O Mask Disable Interrupt A Register */
|
|
#define bfin_read_PORTHIO_MASKA_CLEAR() bfin_read16(PORTHIO_MASKA_CLEAR)
|
|
#define bfin_write_PORTHIO_MASKA_CLEAR(val) bfin_write16(PORTHIO_MASKA_CLEAR, val)
|
|
#define pPORTHIO_MASKA_SET ((uint16_t volatile *)PORTHIO_MASKA_SET) /* Port H I/O Mask Enable Interrupt A Register */
|
|
#define bfin_read_PORTHIO_MASKA_SET() bfin_read16(PORTHIO_MASKA_SET)
|
|
#define bfin_write_PORTHIO_MASKA_SET(val) bfin_write16(PORTHIO_MASKA_SET, val)
|
|
#define pPORTHIO_MASKA_TOGGLE ((uint16_t volatile *)PORTHIO_MASKA_TOGGLE) /* Port H I/O Mask Toggle Enable Interrupt A Register */
|
|
#define bfin_read_PORTHIO_MASKA_TOGGLE() bfin_read16(PORTHIO_MASKA_TOGGLE)
|
|
#define bfin_write_PORTHIO_MASKA_TOGGLE(val) bfin_write16(PORTHIO_MASKA_TOGGLE, val)
|
|
#define pPORTHIO_MASKB ((uint16_t volatile *)PORTHIO_MASKB) /* Port H I/O Mask State Specify Interrupt B Register */
|
|
#define bfin_read_PORTHIO_MASKB() bfin_read16(PORTHIO_MASKB)
|
|
#define bfin_write_PORTHIO_MASKB(val) bfin_write16(PORTHIO_MASKB, val)
|
|
#define pPORTHIO_MASKB_CLEAR ((uint16_t volatile *)PORTHIO_MASKB_CLEAR) /* Port H I/O Mask Disable Interrupt B Register */
|
|
#define bfin_read_PORTHIO_MASKB_CLEAR() bfin_read16(PORTHIO_MASKB_CLEAR)
|
|
#define bfin_write_PORTHIO_MASKB_CLEAR(val) bfin_write16(PORTHIO_MASKB_CLEAR, val)
|
|
#define pPORTHIO_MASKB_SET ((uint16_t volatile *)PORTHIO_MASKB_SET) /* Port H I/O Mask Enable Interrupt B Register */
|
|
#define bfin_read_PORTHIO_MASKB_SET() bfin_read16(PORTHIO_MASKB_SET)
|
|
#define bfin_write_PORTHIO_MASKB_SET(val) bfin_write16(PORTHIO_MASKB_SET, val)
|
|
#define pPORTHIO_MASKB_TOGGLE ((uint16_t volatile *)PORTHIO_MASKB_TOGGLE) /* Port H I/O Mask Toggle Enable Interrupt B Register */
|
|
#define bfin_read_PORTHIO_MASKB_TOGGLE() bfin_read16(PORTHIO_MASKB_TOGGLE)
|
|
#define bfin_write_PORTHIO_MASKB_TOGGLE(val) bfin_write16(PORTHIO_MASKB_TOGGLE, val)
|
|
#define pPORTHIO_DIR ((uint16_t volatile *)PORTHIO_DIR) /* Port H I/O Direction Register */
|
|
#define bfin_read_PORTHIO_DIR() bfin_read16(PORTHIO_DIR)
|
|
#define bfin_write_PORTHIO_DIR(val) bfin_write16(PORTHIO_DIR, val)
|
|
#define pPORTHIO_POLAR ((uint16_t volatile *)PORTHIO_POLAR) /* Port H I/O Source Polarity Register */
|
|
#define bfin_read_PORTHIO_POLAR() bfin_read16(PORTHIO_POLAR)
|
|
#define bfin_write_PORTHIO_POLAR(val) bfin_write16(PORTHIO_POLAR, val)
|
|
#define pPORTHIO_EDGE ((uint16_t volatile *)PORTHIO_EDGE) /* Port H I/O Source Sensitivity Register */
|
|
#define bfin_read_PORTHIO_EDGE() bfin_read16(PORTHIO_EDGE)
|
|
#define bfin_write_PORTHIO_EDGE(val) bfin_write16(PORTHIO_EDGE, val)
|
|
#define pPORTHIO_BOTH ((uint16_t volatile *)PORTHIO_BOTH) /* Port H I/O Set on BOTH Edges Register */
|
|
#define bfin_read_PORTHIO_BOTH() bfin_read16(PORTHIO_BOTH)
|
|
#define bfin_write_PORTHIO_BOTH(val) bfin_write16(PORTHIO_BOTH, val)
|
|
#define pPORTHIO_INEN ((uint16_t volatile *)PORTHIO_INEN) /* Port H I/O Input Enable Register */
|
|
#define bfin_read_PORTHIO_INEN() bfin_read16(PORTHIO_INEN)
|
|
#define bfin_write_PORTHIO_INEN(val) bfin_write16(PORTHIO_INEN, val)
|
|
#define pUART1_THR ((uint16_t volatile *)UART1_THR) /* Transmit Holding register */
|
|
#define bfin_read_UART1_THR() bfin_read16(UART1_THR)
|
|
#define bfin_write_UART1_THR(val) bfin_write16(UART1_THR, val)
|
|
#define pUART1_RBR ((uint16_t volatile *)UART1_RBR) /* Receive Buffer register */
|
|
#define bfin_read_UART1_RBR() bfin_read16(UART1_RBR)
|
|
#define bfin_write_UART1_RBR(val) bfin_write16(UART1_RBR, val)
|
|
#define pUART1_DLL ((uint16_t volatile *)UART1_DLL) /* Divisor Latch (Low-Byte) */
|
|
#define bfin_read_UART1_DLL() bfin_read16(UART1_DLL)
|
|
#define bfin_write_UART1_DLL(val) bfin_write16(UART1_DLL, val)
|
|
#define pUART1_IER ((uint16_t volatile *)UART1_IER) /* Interrupt Enable Register */
|
|
#define bfin_read_UART1_IER() bfin_read16(UART1_IER)
|
|
#define bfin_write_UART1_IER(val) bfin_write16(UART1_IER, val)
|
|
#define pUART1_DLH ((uint16_t volatile *)UART1_DLH) /* Divisor Latch (High-Byte) */
|
|
#define bfin_read_UART1_DLH() bfin_read16(UART1_DLH)
|
|
#define bfin_write_UART1_DLH(val) bfin_write16(UART1_DLH, val)
|
|
#define pUART1_IIR ((uint16_t volatile *)UART1_IIR) /* Interrupt Identification Register */
|
|
#define bfin_read_UART1_IIR() bfin_read16(UART1_IIR)
|
|
#define bfin_write_UART1_IIR(val) bfin_write16(UART1_IIR, val)
|
|
#define pUART1_LCR ((uint16_t volatile *)UART1_LCR) /* Line Control Register */
|
|
#define bfin_read_UART1_LCR() bfin_read16(UART1_LCR)
|
|
#define bfin_write_UART1_LCR(val) bfin_write16(UART1_LCR, val)
|
|
#define pUART1_MCR ((uint16_t volatile *)UART1_MCR) /* Modem Control Register */
|
|
#define bfin_read_UART1_MCR() bfin_read16(UART1_MCR)
|
|
#define bfin_write_UART1_MCR(val) bfin_write16(UART1_MCR, val)
|
|
#define pUART1_LSR ((uint16_t volatile *)UART1_LSR) /* Line Status Register */
|
|
#define bfin_read_UART1_LSR() bfin_read16(UART1_LSR)
|
|
#define bfin_write_UART1_LSR(val) bfin_write16(UART1_LSR, val)
|
|
#define pUART1_MSR ((uint16_t volatile *)UART1_MSR) /* Modem Status Register */
|
|
#define bfin_read_UART1_MSR() bfin_read16(UART1_MSR)
|
|
#define bfin_write_UART1_MSR(val) bfin_write16(UART1_MSR, val)
|
|
#define pUART1_SCR ((uint16_t volatile *)UART1_SCR) /* SCR Scratch Register */
|
|
#define bfin_read_UART1_SCR() bfin_read16(UART1_SCR)
|
|
#define bfin_write_UART1_SCR(val) bfin_write16(UART1_SCR, val)
|
|
#define pUART1_GCTL ((uint16_t volatile *)UART1_GCTL) /* Global Control Register */
|
|
#define bfin_read_UART1_GCTL() bfin_read16(UART1_GCTL)
|
|
#define bfin_write_UART1_GCTL(val) bfin_write16(UART1_GCTL, val)
|
|
#define pCAN_MC1 ((uint16_t volatile *)CAN_MC1) /* Mailbox config reg 1 */
|
|
#define bfin_read_CAN_MC1() bfin_read16(CAN_MC1)
|
|
#define bfin_write_CAN_MC1(val) bfin_write16(CAN_MC1, val)
|
|
#define pCAN_MD1 ((uint16_t volatile *)CAN_MD1) /* Mailbox direction reg 1 */
|
|
#define bfin_read_CAN_MD1() bfin_read16(CAN_MD1)
|
|
#define bfin_write_CAN_MD1(val) bfin_write16(CAN_MD1, val)
|
|
#define pCAN_TRS1 ((uint16_t volatile *)CAN_TRS1) /* Transmit Request Set reg 1 */
|
|
#define bfin_read_CAN_TRS1() bfin_read16(CAN_TRS1)
|
|
#define bfin_write_CAN_TRS1(val) bfin_write16(CAN_TRS1, val)
|
|
#define pCAN_TRR1 ((uint16_t volatile *)CAN_TRR1) /* Transmit Request Reset reg 1 */
|
|
#define bfin_read_CAN_TRR1() bfin_read16(CAN_TRR1)
|
|
#define bfin_write_CAN_TRR1(val) bfin_write16(CAN_TRR1, val)
|
|
#define pCAN_TA1 ((uint16_t volatile *)CAN_TA1) /* Transmit Acknowledge reg 1 */
|
|
#define bfin_read_CAN_TA1() bfin_read16(CAN_TA1)
|
|
#define bfin_write_CAN_TA1(val) bfin_write16(CAN_TA1, val)
|
|
#define pCAN_AA1 ((uint16_t volatile *)CAN_AA1) /* Transmit Abort Acknowledge reg 1 */
|
|
#define bfin_read_CAN_AA1() bfin_read16(CAN_AA1)
|
|
#define bfin_write_CAN_AA1(val) bfin_write16(CAN_AA1, val)
|
|
#define pCAN_RMP1 ((uint16_t volatile *)CAN_RMP1) /* Receive Message Pending reg 1 */
|
|
#define bfin_read_CAN_RMP1() bfin_read16(CAN_RMP1)
|
|
#define bfin_write_CAN_RMP1(val) bfin_write16(CAN_RMP1, val)
|
|
#define pCAN_RML1 ((uint16_t volatile *)CAN_RML1) /* Receive Message Lost reg 1 */
|
|
#define bfin_read_CAN_RML1() bfin_read16(CAN_RML1)
|
|
#define bfin_write_CAN_RML1(val) bfin_write16(CAN_RML1, val)
|
|
#define pCAN_MBTIF1 ((uint16_t volatile *)CAN_MBTIF1) /* Mailbox Transmit Interrupt Flag reg 1 */
|
|
#define bfin_read_CAN_MBTIF1() bfin_read16(CAN_MBTIF1)
|
|
#define bfin_write_CAN_MBTIF1(val) bfin_write16(CAN_MBTIF1, val)
|
|
#define pCAN_MBRIF1 ((uint16_t volatile *)CAN_MBRIF1) /* Mailbox Receive Interrupt Flag reg 1 */
|
|
#define bfin_read_CAN_MBRIF1() bfin_read16(CAN_MBRIF1)
|
|
#define bfin_write_CAN_MBRIF1(val) bfin_write16(CAN_MBRIF1, val)
|
|
#define pCAN_MBIM1 ((uint16_t volatile *)CAN_MBIM1) /* Mailbox Interrupt Mask reg 1 */
|
|
#define bfin_read_CAN_MBIM1() bfin_read16(CAN_MBIM1)
|
|
#define bfin_write_CAN_MBIM1(val) bfin_write16(CAN_MBIM1, val)
|
|
#define pCAN_RFH1 ((uint16_t volatile *)CAN_RFH1) /* Remote Frame Handling reg 1 */
|
|
#define bfin_read_CAN_RFH1() bfin_read16(CAN_RFH1)
|
|
#define bfin_write_CAN_RFH1(val) bfin_write16(CAN_RFH1, val)
|
|
#define pCAN_OPSS1 ((uint16_t volatile *)CAN_OPSS1) /* Overwrite Protection Single Shot Xmission reg 1 */
|
|
#define bfin_read_CAN_OPSS1() bfin_read16(CAN_OPSS1)
|
|
#define bfin_write_CAN_OPSS1(val) bfin_write16(CAN_OPSS1, val)
|
|
#define pCAN_MC2 ((uint16_t volatile *)CAN_MC2) /* Mailbox config reg 2 */
|
|
#define bfin_read_CAN_MC2() bfin_read16(CAN_MC2)
|
|
#define bfin_write_CAN_MC2(val) bfin_write16(CAN_MC2, val)
|
|
#define pCAN_MD2 ((uint16_t volatile *)CAN_MD2) /* Mailbox direction reg 2 */
|
|
#define bfin_read_CAN_MD2() bfin_read16(CAN_MD2)
|
|
#define bfin_write_CAN_MD2(val) bfin_write16(CAN_MD2, val)
|
|
#define pCAN_TRS2 ((uint16_t volatile *)CAN_TRS2) /* Transmit Request Set reg 2 */
|
|
#define bfin_read_CAN_TRS2() bfin_read16(CAN_TRS2)
|
|
#define bfin_write_CAN_TRS2(val) bfin_write16(CAN_TRS2, val)
|
|
#define pCAN_TRR2 ((uint16_t volatile *)CAN_TRR2) /* Transmit Request Reset reg 2 */
|
|
#define bfin_read_CAN_TRR2() bfin_read16(CAN_TRR2)
|
|
#define bfin_write_CAN_TRR2(val) bfin_write16(CAN_TRR2, val)
|
|
#define pCAN_TA2 ((uint16_t volatile *)CAN_TA2) /* Transmit Acknowledge reg 2 */
|
|
#define bfin_read_CAN_TA2() bfin_read16(CAN_TA2)
|
|
#define bfin_write_CAN_TA2(val) bfin_write16(CAN_TA2, val)
|
|
#define pCAN_AA2 ((uint16_t volatile *)CAN_AA2) /* Transmit Abort Acknowledge reg 2 */
|
|
#define bfin_read_CAN_AA2() bfin_read16(CAN_AA2)
|
|
#define bfin_write_CAN_AA2(val) bfin_write16(CAN_AA2, val)
|
|
#define pCAN_RMP2 ((uint16_t volatile *)CAN_RMP2) /* Receive Message Pending reg 2 */
|
|
#define bfin_read_CAN_RMP2() bfin_read16(CAN_RMP2)
|
|
#define bfin_write_CAN_RMP2(val) bfin_write16(CAN_RMP2, val)
|
|
#define pCAN_RML2 ((uint16_t volatile *)CAN_RML2) /* Receive Message Lost reg 2 */
|
|
#define bfin_read_CAN_RML2() bfin_read16(CAN_RML2)
|
|
#define bfin_write_CAN_RML2(val) bfin_write16(CAN_RML2, val)
|
|
#define pCAN_MBTIF2 ((uint16_t volatile *)CAN_MBTIF2) /* Mailbox Transmit Interrupt Flag reg 2 */
|
|
#define bfin_read_CAN_MBTIF2() bfin_read16(CAN_MBTIF2)
|
|
#define bfin_write_CAN_MBTIF2(val) bfin_write16(CAN_MBTIF2, val)
|
|
#define pCAN_MBRIF2 ((uint16_t volatile *)CAN_MBRIF2) /* Mailbox Receive Interrupt Flag reg 2 */
|
|
#define bfin_read_CAN_MBRIF2() bfin_read16(CAN_MBRIF2)
|
|
#define bfin_write_CAN_MBRIF2(val) bfin_write16(CAN_MBRIF2, val)
|
|
#define pCAN_MBIM2 ((uint16_t volatile *)CAN_MBIM2) /* Mailbox Interrupt Mask reg 2 */
|
|
#define bfin_read_CAN_MBIM2() bfin_read16(CAN_MBIM2)
|
|
#define bfin_write_CAN_MBIM2(val) bfin_write16(CAN_MBIM2, val)
|
|
#define pCAN_RFH2 ((uint16_t volatile *)CAN_RFH2) /* Remote Frame Handling reg 2 */
|
|
#define bfin_read_CAN_RFH2() bfin_read16(CAN_RFH2)
|
|
#define bfin_write_CAN_RFH2(val) bfin_write16(CAN_RFH2, val)
|
|
#define pCAN_OPSS2 ((uint16_t volatile *)CAN_OPSS2) /* Overwrite Protection Single Shot Xmission reg 2 */
|
|
#define bfin_read_CAN_OPSS2() bfin_read16(CAN_OPSS2)
|
|
#define bfin_write_CAN_OPSS2(val) bfin_write16(CAN_OPSS2, val)
|
|
#define pCAN_CLOCK ((uint16_t volatile *)CAN_CLOCK) /* Bit Timing Configuration register 0 */
|
|
#define bfin_read_CAN_CLOCK() bfin_read16(CAN_CLOCK)
|
|
#define bfin_write_CAN_CLOCK(val) bfin_write16(CAN_CLOCK, val)
|
|
#define pCAN_TIMING ((uint16_t volatile *)CAN_TIMING) /* Bit Timing Configuration register 1 */
|
|
#define bfin_read_CAN_TIMING() bfin_read16(CAN_TIMING)
|
|
#define bfin_write_CAN_TIMING(val) bfin_write16(CAN_TIMING, val)
|
|
#define pCAN_DEBUG ((uint16_t volatile *)CAN_DEBUG) /* Config register */
|
|
#define bfin_read_CAN_DEBUG() bfin_read16(CAN_DEBUG)
|
|
#define bfin_write_CAN_DEBUG(val) bfin_write16(CAN_DEBUG, val)
|
|
#define pCAN_STATUS ((uint16_t volatile *)CAN_STATUS) /* Global Status Register */
|
|
#define bfin_read_CAN_STATUS() bfin_read16(CAN_STATUS)
|
|
#define bfin_write_CAN_STATUS(val) bfin_write16(CAN_STATUS, val)
|
|
#define pCAN_CEC ((uint16_t volatile *)CAN_CEC) /* Error Counter Register */
|
|
#define bfin_read_CAN_CEC() bfin_read16(CAN_CEC)
|
|
#define bfin_write_CAN_CEC(val) bfin_write16(CAN_CEC, val)
|
|
#define pCAN_GIS ((uint16_t volatile *)CAN_GIS) /* Global Interrupt Status Register */
|
|
#define bfin_read_CAN_GIS() bfin_read16(CAN_GIS)
|
|
#define bfin_write_CAN_GIS(val) bfin_write16(CAN_GIS, val)
|
|
#define pCAN_GIM ((uint16_t volatile *)CAN_GIM) /* Global Interrupt Mask Register */
|
|
#define bfin_read_CAN_GIM() bfin_read16(CAN_GIM)
|
|
#define bfin_write_CAN_GIM(val) bfin_write16(CAN_GIM, val)
|
|
#define pCAN_GIF ((uint16_t volatile *)CAN_GIF) /* Global Interrupt Flag Register */
|
|
#define bfin_read_CAN_GIF() bfin_read16(CAN_GIF)
|
|
#define bfin_write_CAN_GIF(val) bfin_write16(CAN_GIF, val)
|
|
#define pCAN_CONTROL ((uint16_t volatile *)CAN_CONTROL) /* Master Control Register */
|
|
#define bfin_read_CAN_CONTROL() bfin_read16(CAN_CONTROL)
|
|
#define bfin_write_CAN_CONTROL(val) bfin_write16(CAN_CONTROL, val)
|
|
#define pCAN_INTR ((uint16_t volatile *)CAN_INTR) /* Interrupt Pending Register */
|
|
#define bfin_read_CAN_INTR() bfin_read16(CAN_INTR)
|
|
#define bfin_write_CAN_INTR(val) bfin_write16(CAN_INTR, val)
|
|
#define pCAN_VERSION ((uint16_t volatile *)CAN_VERSION) /* Version Code Register */
|
|
#define bfin_read_CAN_VERSION() bfin_read16(CAN_VERSION)
|
|
#define bfin_write_CAN_VERSION(val) bfin_write16(CAN_VERSION, val)
|
|
#define pCAN_MBTD ((uint16_t volatile *)CAN_MBTD) /* Mailbox Temporary Disable Feature */
|
|
#define bfin_read_CAN_MBTD() bfin_read16(CAN_MBTD)
|
|
#define bfin_write_CAN_MBTD(val) bfin_write16(CAN_MBTD, val)
|
|
#define pCAN_EWR ((uint16_t volatile *)CAN_EWR) /* Programmable Warning Level */
|
|
#define bfin_read_CAN_EWR() bfin_read16(CAN_EWR)
|
|
#define bfin_write_CAN_EWR(val) bfin_write16(CAN_EWR, val)
|
|
#define pCAN_ESR ((uint16_t volatile *)CAN_ESR) /* Error Status Register */
|
|
#define bfin_read_CAN_ESR() bfin_read16(CAN_ESR)
|
|
#define bfin_write_CAN_ESR(val) bfin_write16(CAN_ESR, val)
|
|
#define pCAN_UCREG ((uint16_t volatile *)CAN_UCREG) /* Universal Counter Register/Capture Register */
|
|
#define bfin_read_CAN_UCREG() bfin_read16(CAN_UCREG)
|
|
#define bfin_write_CAN_UCREG(val) bfin_write16(CAN_UCREG, val)
|
|
#define pCAN_UCCNT ((uint16_t volatile *)CAN_UCCNT) /* Universal Counter */
|
|
#define bfin_read_CAN_UCCNT() bfin_read16(CAN_UCCNT)
|
|
#define bfin_write_CAN_UCCNT(val) bfin_write16(CAN_UCCNT, val)
|
|
#define pCAN_UCRC ((uint16_t volatile *)CAN_UCRC) /* Universal Counter Force Reload Register */
|
|
#define bfin_read_CAN_UCRC() bfin_read16(CAN_UCRC)
|
|
#define bfin_write_CAN_UCRC(val) bfin_write16(CAN_UCRC, val)
|
|
#define pCAN_UCCNF ((uint16_t volatile *)CAN_UCCNF) /* Universal Counter Configuration Register */
|
|
#define bfin_read_CAN_UCCNF() bfin_read16(CAN_UCCNF)
|
|
#define bfin_write_CAN_UCCNF(val) bfin_write16(CAN_UCCNF, val)
|
|
#define pCAN_VERSION2 ((uint16_t volatile *)CAN_VERSION2) /* Version Code Register 2 */
|
|
#define bfin_read_CAN_VERSION2() bfin_read16(CAN_VERSION2)
|
|
#define bfin_write_CAN_VERSION2(val) bfin_write16(CAN_VERSION2, val)
|
|
#define pCAN_AM00L ((uint16_t volatile *)CAN_AM00L) /* Mailbox 0 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM00L() bfin_read16(CAN_AM00L)
|
|
#define bfin_write_CAN_AM00L(val) bfin_write16(CAN_AM00L, val)
|
|
#define pCAN_AM00H ((uint16_t volatile *)CAN_AM00H) /* Mailbox 0 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM00H() bfin_read16(CAN_AM00H)
|
|
#define bfin_write_CAN_AM00H(val) bfin_write16(CAN_AM00H, val)
|
|
#define pCAN_AM01L ((uint16_t volatile *)CAN_AM01L) /* Mailbox 1 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM01L() bfin_read16(CAN_AM01L)
|
|
#define bfin_write_CAN_AM01L(val) bfin_write16(CAN_AM01L, val)
|
|
#define pCAN_AM01H ((uint16_t volatile *)CAN_AM01H) /* Mailbox 1 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM01H() bfin_read16(CAN_AM01H)
|
|
#define bfin_write_CAN_AM01H(val) bfin_write16(CAN_AM01H, val)
|
|
#define pCAN_AM02L ((uint16_t volatile *)CAN_AM02L) /* Mailbox 2 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM02L() bfin_read16(CAN_AM02L)
|
|
#define bfin_write_CAN_AM02L(val) bfin_write16(CAN_AM02L, val)
|
|
#define pCAN_AM02H ((uint16_t volatile *)CAN_AM02H) /* Mailbox 2 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM02H() bfin_read16(CAN_AM02H)
|
|
#define bfin_write_CAN_AM02H(val) bfin_write16(CAN_AM02H, val)
|
|
#define pCAN_AM03L ((uint16_t volatile *)CAN_AM03L) /* Mailbox 3 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM03L() bfin_read16(CAN_AM03L)
|
|
#define bfin_write_CAN_AM03L(val) bfin_write16(CAN_AM03L, val)
|
|
#define pCAN_AM03H ((uint16_t volatile *)CAN_AM03H) /* Mailbox 3 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM03H() bfin_read16(CAN_AM03H)
|
|
#define bfin_write_CAN_AM03H(val) bfin_write16(CAN_AM03H, val)
|
|
#define pCAN_AM04L ((uint16_t volatile *)CAN_AM04L) /* Mailbox 4 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM04L() bfin_read16(CAN_AM04L)
|
|
#define bfin_write_CAN_AM04L(val) bfin_write16(CAN_AM04L, val)
|
|
#define pCAN_AM04H ((uint16_t volatile *)CAN_AM04H) /* Mailbox 4 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM04H() bfin_read16(CAN_AM04H)
|
|
#define bfin_write_CAN_AM04H(val) bfin_write16(CAN_AM04H, val)
|
|
#define pCAN_AM05L ((uint16_t volatile *)CAN_AM05L) /* Mailbox 5 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM05L() bfin_read16(CAN_AM05L)
|
|
#define bfin_write_CAN_AM05L(val) bfin_write16(CAN_AM05L, val)
|
|
#define pCAN_AM05H ((uint16_t volatile *)CAN_AM05H) /* Mailbox 5 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM05H() bfin_read16(CAN_AM05H)
|
|
#define bfin_write_CAN_AM05H(val) bfin_write16(CAN_AM05H, val)
|
|
#define pCAN_AM06L ((uint16_t volatile *)CAN_AM06L) /* Mailbox 6 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM06L() bfin_read16(CAN_AM06L)
|
|
#define bfin_write_CAN_AM06L(val) bfin_write16(CAN_AM06L, val)
|
|
#define pCAN_AM06H ((uint16_t volatile *)CAN_AM06H) /* Mailbox 6 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM06H() bfin_read16(CAN_AM06H)
|
|
#define bfin_write_CAN_AM06H(val) bfin_write16(CAN_AM06H, val)
|
|
#define pCAN_AM07L ((uint16_t volatile *)CAN_AM07L) /* Mailbox 7 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM07L() bfin_read16(CAN_AM07L)
|
|
#define bfin_write_CAN_AM07L(val) bfin_write16(CAN_AM07L, val)
|
|
#define pCAN_AM07H ((uint16_t volatile *)CAN_AM07H) /* Mailbox 7 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM07H() bfin_read16(CAN_AM07H)
|
|
#define bfin_write_CAN_AM07H(val) bfin_write16(CAN_AM07H, val)
|
|
#define pCAN_AM08L ((uint16_t volatile *)CAN_AM08L) /* Mailbox 8 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM08L() bfin_read16(CAN_AM08L)
|
|
#define bfin_write_CAN_AM08L(val) bfin_write16(CAN_AM08L, val)
|
|
#define pCAN_AM08H ((uint16_t volatile *)CAN_AM08H) /* Mailbox 8 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM08H() bfin_read16(CAN_AM08H)
|
|
#define bfin_write_CAN_AM08H(val) bfin_write16(CAN_AM08H, val)
|
|
#define pCAN_AM09L ((uint16_t volatile *)CAN_AM09L) /* Mailbox 9 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM09L() bfin_read16(CAN_AM09L)
|
|
#define bfin_write_CAN_AM09L(val) bfin_write16(CAN_AM09L, val)
|
|
#define pCAN_AM09H ((uint16_t volatile *)CAN_AM09H) /* Mailbox 9 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM09H() bfin_read16(CAN_AM09H)
|
|
#define bfin_write_CAN_AM09H(val) bfin_write16(CAN_AM09H, val)
|
|
#define pCAN_AM10L ((uint16_t volatile *)CAN_AM10L) /* Mailbox 10 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM10L() bfin_read16(CAN_AM10L)
|
|
#define bfin_write_CAN_AM10L(val) bfin_write16(CAN_AM10L, val)
|
|
#define pCAN_AM10H ((uint16_t volatile *)CAN_AM10H) /* Mailbox 10 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM10H() bfin_read16(CAN_AM10H)
|
|
#define bfin_write_CAN_AM10H(val) bfin_write16(CAN_AM10H, val)
|
|
#define pCAN_AM11L ((uint16_t volatile *)CAN_AM11L) /* Mailbox 11 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM11L() bfin_read16(CAN_AM11L)
|
|
#define bfin_write_CAN_AM11L(val) bfin_write16(CAN_AM11L, val)
|
|
#define pCAN_AM11H ((uint16_t volatile *)CAN_AM11H) /* Mailbox 11 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM11H() bfin_read16(CAN_AM11H)
|
|
#define bfin_write_CAN_AM11H(val) bfin_write16(CAN_AM11H, val)
|
|
#define pCAN_AM12L ((uint16_t volatile *)CAN_AM12L) /* Mailbox 12 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM12L() bfin_read16(CAN_AM12L)
|
|
#define bfin_write_CAN_AM12L(val) bfin_write16(CAN_AM12L, val)
|
|
#define pCAN_AM12H ((uint16_t volatile *)CAN_AM12H) /* Mailbox 12 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM12H() bfin_read16(CAN_AM12H)
|
|
#define bfin_write_CAN_AM12H(val) bfin_write16(CAN_AM12H, val)
|
|
#define pCAN_AM13L ((uint16_t volatile *)CAN_AM13L) /* Mailbox 13 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM13L() bfin_read16(CAN_AM13L)
|
|
#define bfin_write_CAN_AM13L(val) bfin_write16(CAN_AM13L, val)
|
|
#define pCAN_AM13H ((uint16_t volatile *)CAN_AM13H) /* Mailbox 13 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM13H() bfin_read16(CAN_AM13H)
|
|
#define bfin_write_CAN_AM13H(val) bfin_write16(CAN_AM13H, val)
|
|
#define pCAN_AM14L ((uint16_t volatile *)CAN_AM14L) /* Mailbox 14 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM14L() bfin_read16(CAN_AM14L)
|
|
#define bfin_write_CAN_AM14L(val) bfin_write16(CAN_AM14L, val)
|
|
#define pCAN_AM14H ((uint16_t volatile *)CAN_AM14H) /* Mailbox 14 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM14H() bfin_read16(CAN_AM14H)
|
|
#define bfin_write_CAN_AM14H(val) bfin_write16(CAN_AM14H, val)
|
|
#define pCAN_AM15L ((uint16_t volatile *)CAN_AM15L) /* Mailbox 15 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM15L() bfin_read16(CAN_AM15L)
|
|
#define bfin_write_CAN_AM15L(val) bfin_write16(CAN_AM15L, val)
|
|
#define pCAN_AM15H ((uint16_t volatile *)CAN_AM15H) /* Mailbox 15 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM15H() bfin_read16(CAN_AM15H)
|
|
#define bfin_write_CAN_AM15H(val) bfin_write16(CAN_AM15H, val)
|
|
#define pCAN_AM16L ((uint16_t volatile *)CAN_AM16L) /* Mailbox 16 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM16L() bfin_read16(CAN_AM16L)
|
|
#define bfin_write_CAN_AM16L(val) bfin_write16(CAN_AM16L, val)
|
|
#define pCAN_AM16H ((uint16_t volatile *)CAN_AM16H) /* Mailbox 16 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM16H() bfin_read16(CAN_AM16H)
|
|
#define bfin_write_CAN_AM16H(val) bfin_write16(CAN_AM16H, val)
|
|
#define pCAN_AM17L ((uint16_t volatile *)CAN_AM17L) /* Mailbox 17 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM17L() bfin_read16(CAN_AM17L)
|
|
#define bfin_write_CAN_AM17L(val) bfin_write16(CAN_AM17L, val)
|
|
#define pCAN_AM17H ((uint16_t volatile *)CAN_AM17H) /* Mailbox 17 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM17H() bfin_read16(CAN_AM17H)
|
|
#define bfin_write_CAN_AM17H(val) bfin_write16(CAN_AM17H, val)
|
|
#define pCAN_AM18L ((uint16_t volatile *)CAN_AM18L) /* Mailbox 18 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM18L() bfin_read16(CAN_AM18L)
|
|
#define bfin_write_CAN_AM18L(val) bfin_write16(CAN_AM18L, val)
|
|
#define pCAN_AM18H ((uint16_t volatile *)CAN_AM18H) /* Mailbox 18 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM18H() bfin_read16(CAN_AM18H)
|
|
#define bfin_write_CAN_AM18H(val) bfin_write16(CAN_AM18H, val)
|
|
#define pCAN_AM19L ((uint16_t volatile *)CAN_AM19L) /* Mailbox 19 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM19L() bfin_read16(CAN_AM19L)
|
|
#define bfin_write_CAN_AM19L(val) bfin_write16(CAN_AM19L, val)
|
|
#define pCAN_AM19H ((uint16_t volatile *)CAN_AM19H) /* Mailbox 19 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM19H() bfin_read16(CAN_AM19H)
|
|
#define bfin_write_CAN_AM19H(val) bfin_write16(CAN_AM19H, val)
|
|
#define pCAN_AM20L ((uint16_t volatile *)CAN_AM20L) /* Mailbox 20 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM20L() bfin_read16(CAN_AM20L)
|
|
#define bfin_write_CAN_AM20L(val) bfin_write16(CAN_AM20L, val)
|
|
#define pCAN_AM20H ((uint16_t volatile *)CAN_AM20H) /* Mailbox 20 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM20H() bfin_read16(CAN_AM20H)
|
|
#define bfin_write_CAN_AM20H(val) bfin_write16(CAN_AM20H, val)
|
|
#define pCAN_AM21L ((uint16_t volatile *)CAN_AM21L) /* Mailbox 21 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM21L() bfin_read16(CAN_AM21L)
|
|
#define bfin_write_CAN_AM21L(val) bfin_write16(CAN_AM21L, val)
|
|
#define pCAN_AM21H ((uint16_t volatile *)CAN_AM21H) /* Mailbox 21 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM21H() bfin_read16(CAN_AM21H)
|
|
#define bfin_write_CAN_AM21H(val) bfin_write16(CAN_AM21H, val)
|
|
#define pCAN_AM22L ((uint16_t volatile *)CAN_AM22L) /* Mailbox 22 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM22L() bfin_read16(CAN_AM22L)
|
|
#define bfin_write_CAN_AM22L(val) bfin_write16(CAN_AM22L, val)
|
|
#define pCAN_AM22H ((uint16_t volatile *)CAN_AM22H) /* Mailbox 22 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM22H() bfin_read16(CAN_AM22H)
|
|
#define bfin_write_CAN_AM22H(val) bfin_write16(CAN_AM22H, val)
|
|
#define pCAN_AM23L ((uint16_t volatile *)CAN_AM23L) /* Mailbox 23 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM23L() bfin_read16(CAN_AM23L)
|
|
#define bfin_write_CAN_AM23L(val) bfin_write16(CAN_AM23L, val)
|
|
#define pCAN_AM23H ((uint16_t volatile *)CAN_AM23H) /* Mailbox 23 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM23H() bfin_read16(CAN_AM23H)
|
|
#define bfin_write_CAN_AM23H(val) bfin_write16(CAN_AM23H, val)
|
|
#define pCAN_AM24L ((uint16_t volatile *)CAN_AM24L) /* Mailbox 24 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM24L() bfin_read16(CAN_AM24L)
|
|
#define bfin_write_CAN_AM24L(val) bfin_write16(CAN_AM24L, val)
|
|
#define pCAN_AM24H ((uint16_t volatile *)CAN_AM24H) /* Mailbox 24 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM24H() bfin_read16(CAN_AM24H)
|
|
#define bfin_write_CAN_AM24H(val) bfin_write16(CAN_AM24H, val)
|
|
#define pCAN_AM25L ((uint16_t volatile *)CAN_AM25L) /* Mailbox 25 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM25L() bfin_read16(CAN_AM25L)
|
|
#define bfin_write_CAN_AM25L(val) bfin_write16(CAN_AM25L, val)
|
|
#define pCAN_AM25H ((uint16_t volatile *)CAN_AM25H) /* Mailbox 25 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM25H() bfin_read16(CAN_AM25H)
|
|
#define bfin_write_CAN_AM25H(val) bfin_write16(CAN_AM25H, val)
|
|
#define pCAN_AM26L ((uint16_t volatile *)CAN_AM26L) /* Mailbox 26 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM26L() bfin_read16(CAN_AM26L)
|
|
#define bfin_write_CAN_AM26L(val) bfin_write16(CAN_AM26L, val)
|
|
#define pCAN_AM26H ((uint16_t volatile *)CAN_AM26H) /* Mailbox 26 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM26H() bfin_read16(CAN_AM26H)
|
|
#define bfin_write_CAN_AM26H(val) bfin_write16(CAN_AM26H, val)
|
|
#define pCAN_AM27L ((uint16_t volatile *)CAN_AM27L) /* Mailbox 27 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM27L() bfin_read16(CAN_AM27L)
|
|
#define bfin_write_CAN_AM27L(val) bfin_write16(CAN_AM27L, val)
|
|
#define pCAN_AM27H ((uint16_t volatile *)CAN_AM27H) /* Mailbox 27 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM27H() bfin_read16(CAN_AM27H)
|
|
#define bfin_write_CAN_AM27H(val) bfin_write16(CAN_AM27H, val)
|
|
#define pCAN_AM28L ((uint16_t volatile *)CAN_AM28L) /* Mailbox 28 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM28L() bfin_read16(CAN_AM28L)
|
|
#define bfin_write_CAN_AM28L(val) bfin_write16(CAN_AM28L, val)
|
|
#define pCAN_AM28H ((uint16_t volatile *)CAN_AM28H) /* Mailbox 28 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM28H() bfin_read16(CAN_AM28H)
|
|
#define bfin_write_CAN_AM28H(val) bfin_write16(CAN_AM28H, val)
|
|
#define pCAN_AM29L ((uint16_t volatile *)CAN_AM29L) /* Mailbox 29 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM29L() bfin_read16(CAN_AM29L)
|
|
#define bfin_write_CAN_AM29L(val) bfin_write16(CAN_AM29L, val)
|
|
#define pCAN_AM29H ((uint16_t volatile *)CAN_AM29H) /* Mailbox 29 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM29H() bfin_read16(CAN_AM29H)
|
|
#define bfin_write_CAN_AM29H(val) bfin_write16(CAN_AM29H, val)
|
|
#define pCAN_AM30L ((uint16_t volatile *)CAN_AM30L) /* Mailbox 30 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM30L() bfin_read16(CAN_AM30L)
|
|
#define bfin_write_CAN_AM30L(val) bfin_write16(CAN_AM30L, val)
|
|
#define pCAN_AM30H ((uint16_t volatile *)CAN_AM30H) /* Mailbox 30 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM30H() bfin_read16(CAN_AM30H)
|
|
#define bfin_write_CAN_AM30H(val) bfin_write16(CAN_AM30H, val)
|
|
#define pCAN_AM31L ((uint16_t volatile *)CAN_AM31L) /* Mailbox 31 Low Acceptance Mask */
|
|
#define bfin_read_CAN_AM31L() bfin_read16(CAN_AM31L)
|
|
#define bfin_write_CAN_AM31L(val) bfin_write16(CAN_AM31L, val)
|
|
#define pCAN_AM31H ((uint16_t volatile *)CAN_AM31H) /* Mailbox 31 High Acceptance Mask */
|
|
#define bfin_read_CAN_AM31H() bfin_read16(CAN_AM31H)
|
|
#define bfin_write_CAN_AM31H(val) bfin_write16(CAN_AM31H, val)
|
|
#define pCAN_MB00_DATA0 ((uint16_t volatile *)CAN_MB00_DATA0) /* Mailbox 0 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB00_DATA0() bfin_read16(CAN_MB00_DATA0)
|
|
#define bfin_write_CAN_MB00_DATA0(val) bfin_write16(CAN_MB00_DATA0, val)
|
|
#define pCAN_MB00_DATA1 ((uint16_t volatile *)CAN_MB00_DATA1) /* Mailbox 0 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB00_DATA1() bfin_read16(CAN_MB00_DATA1)
|
|
#define bfin_write_CAN_MB00_DATA1(val) bfin_write16(CAN_MB00_DATA1, val)
|
|
#define pCAN_MB00_DATA2 ((uint16_t volatile *)CAN_MB00_DATA2) /* Mailbox 0 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB00_DATA2() bfin_read16(CAN_MB00_DATA2)
|
|
#define bfin_write_CAN_MB00_DATA2(val) bfin_write16(CAN_MB00_DATA2, val)
|
|
#define pCAN_MB00_DATA3 ((uint16_t volatile *)CAN_MB00_DATA3) /* Mailbox 0 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB00_DATA3() bfin_read16(CAN_MB00_DATA3)
|
|
#define bfin_write_CAN_MB00_DATA3(val) bfin_write16(CAN_MB00_DATA3, val)
|
|
#define pCAN_MB00_LENGTH ((uint16_t volatile *)CAN_MB00_LENGTH) /* Mailbox 0 Data Length Code Register */
|
|
#define bfin_read_CAN_MB00_LENGTH() bfin_read16(CAN_MB00_LENGTH)
|
|
#define bfin_write_CAN_MB00_LENGTH(val) bfin_write16(CAN_MB00_LENGTH, val)
|
|
#define pCAN_MB00_TIMESTAMP ((uint16_t volatile *)CAN_MB00_TIMESTAMP) /* Mailbox 0 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB00_TIMESTAMP() bfin_read16(CAN_MB00_TIMESTAMP)
|
|
#define bfin_write_CAN_MB00_TIMESTAMP(val) bfin_write16(CAN_MB00_TIMESTAMP, val)
|
|
#define pCAN_MB00_ID0 ((uint16_t volatile *)CAN_MB00_ID0) /* Mailbox 0 Identifier Low Register */
|
|
#define bfin_read_CAN_MB00_ID0() bfin_read16(CAN_MB00_ID0)
|
|
#define bfin_write_CAN_MB00_ID0(val) bfin_write16(CAN_MB00_ID0, val)
|
|
#define pCAN_MB00_ID1 ((uint16_t volatile *)CAN_MB00_ID1) /* Mailbox 0 Identifier High Register */
|
|
#define bfin_read_CAN_MB00_ID1() bfin_read16(CAN_MB00_ID1)
|
|
#define bfin_write_CAN_MB00_ID1(val) bfin_write16(CAN_MB00_ID1, val)
|
|
#define pCAN_MB01_DATA0 ((uint16_t volatile *)CAN_MB01_DATA0) /* Mailbox 1 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB01_DATA0() bfin_read16(CAN_MB01_DATA0)
|
|
#define bfin_write_CAN_MB01_DATA0(val) bfin_write16(CAN_MB01_DATA0, val)
|
|
#define pCAN_MB01_DATA1 ((uint16_t volatile *)CAN_MB01_DATA1) /* Mailbox 1 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB01_DATA1() bfin_read16(CAN_MB01_DATA1)
|
|
#define bfin_write_CAN_MB01_DATA1(val) bfin_write16(CAN_MB01_DATA1, val)
|
|
#define pCAN_MB01_DATA2 ((uint16_t volatile *)CAN_MB01_DATA2) /* Mailbox 1 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB01_DATA2() bfin_read16(CAN_MB01_DATA2)
|
|
#define bfin_write_CAN_MB01_DATA2(val) bfin_write16(CAN_MB01_DATA2, val)
|
|
#define pCAN_MB01_DATA3 ((uint16_t volatile *)CAN_MB01_DATA3) /* Mailbox 1 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB01_DATA3() bfin_read16(CAN_MB01_DATA3)
|
|
#define bfin_write_CAN_MB01_DATA3(val) bfin_write16(CAN_MB01_DATA3, val)
|
|
#define pCAN_MB01_LENGTH ((uint16_t volatile *)CAN_MB01_LENGTH) /* Mailbox 1 Data Length Code Register */
|
|
#define bfin_read_CAN_MB01_LENGTH() bfin_read16(CAN_MB01_LENGTH)
|
|
#define bfin_write_CAN_MB01_LENGTH(val) bfin_write16(CAN_MB01_LENGTH, val)
|
|
#define pCAN_MB01_TIMESTAMP ((uint16_t volatile *)CAN_MB01_TIMESTAMP) /* Mailbox 1 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB01_TIMESTAMP() bfin_read16(CAN_MB01_TIMESTAMP)
|
|
#define bfin_write_CAN_MB01_TIMESTAMP(val) bfin_write16(CAN_MB01_TIMESTAMP, val)
|
|
#define pCAN_MB01_ID0 ((uint16_t volatile *)CAN_MB01_ID0) /* Mailbox 1 Identifier Low Register */
|
|
#define bfin_read_CAN_MB01_ID0() bfin_read16(CAN_MB01_ID0)
|
|
#define bfin_write_CAN_MB01_ID0(val) bfin_write16(CAN_MB01_ID0, val)
|
|
#define pCAN_MB01_ID1 ((uint16_t volatile *)CAN_MB01_ID1) /* Mailbox 1 Identifier High Register */
|
|
#define bfin_read_CAN_MB01_ID1() bfin_read16(CAN_MB01_ID1)
|
|
#define bfin_write_CAN_MB01_ID1(val) bfin_write16(CAN_MB01_ID1, val)
|
|
#define pCAN_MB02_DATA0 ((uint16_t volatile *)CAN_MB02_DATA0) /* Mailbox 2 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB02_DATA0() bfin_read16(CAN_MB02_DATA0)
|
|
#define bfin_write_CAN_MB02_DATA0(val) bfin_write16(CAN_MB02_DATA0, val)
|
|
#define pCAN_MB02_DATA1 ((uint16_t volatile *)CAN_MB02_DATA1) /* Mailbox 2 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB02_DATA1() bfin_read16(CAN_MB02_DATA1)
|
|
#define bfin_write_CAN_MB02_DATA1(val) bfin_write16(CAN_MB02_DATA1, val)
|
|
#define pCAN_MB02_DATA2 ((uint16_t volatile *)CAN_MB02_DATA2) /* Mailbox 2 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB02_DATA2() bfin_read16(CAN_MB02_DATA2)
|
|
#define bfin_write_CAN_MB02_DATA2(val) bfin_write16(CAN_MB02_DATA2, val)
|
|
#define pCAN_MB02_DATA3 ((uint16_t volatile *)CAN_MB02_DATA3) /* Mailbox 2 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB02_DATA3() bfin_read16(CAN_MB02_DATA3)
|
|
#define bfin_write_CAN_MB02_DATA3(val) bfin_write16(CAN_MB02_DATA3, val)
|
|
#define pCAN_MB02_LENGTH ((uint16_t volatile *)CAN_MB02_LENGTH) /* Mailbox 2 Data Length Code Register */
|
|
#define bfin_read_CAN_MB02_LENGTH() bfin_read16(CAN_MB02_LENGTH)
|
|
#define bfin_write_CAN_MB02_LENGTH(val) bfin_write16(CAN_MB02_LENGTH, val)
|
|
#define pCAN_MB02_TIMESTAMP ((uint16_t volatile *)CAN_MB02_TIMESTAMP) /* Mailbox 2 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB02_TIMESTAMP() bfin_read16(CAN_MB02_TIMESTAMP)
|
|
#define bfin_write_CAN_MB02_TIMESTAMP(val) bfin_write16(CAN_MB02_TIMESTAMP, val)
|
|
#define pCAN_MB02_ID0 ((uint16_t volatile *)CAN_MB02_ID0) /* Mailbox 2 Identifier Low Register */
|
|
#define bfin_read_CAN_MB02_ID0() bfin_read16(CAN_MB02_ID0)
|
|
#define bfin_write_CAN_MB02_ID0(val) bfin_write16(CAN_MB02_ID0, val)
|
|
#define pCAN_MB02_ID1 ((uint16_t volatile *)CAN_MB02_ID1) /* Mailbox 2 Identifier High Register */
|
|
#define bfin_read_CAN_MB02_ID1() bfin_read16(CAN_MB02_ID1)
|
|
#define bfin_write_CAN_MB02_ID1(val) bfin_write16(CAN_MB02_ID1, val)
|
|
#define pCAN_MB03_DATA0 ((uint16_t volatile *)CAN_MB03_DATA0) /* Mailbox 3 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB03_DATA0() bfin_read16(CAN_MB03_DATA0)
|
|
#define bfin_write_CAN_MB03_DATA0(val) bfin_write16(CAN_MB03_DATA0, val)
|
|
#define pCAN_MB03_DATA1 ((uint16_t volatile *)CAN_MB03_DATA1) /* Mailbox 3 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB03_DATA1() bfin_read16(CAN_MB03_DATA1)
|
|
#define bfin_write_CAN_MB03_DATA1(val) bfin_write16(CAN_MB03_DATA1, val)
|
|
#define pCAN_MB03_DATA2 ((uint16_t volatile *)CAN_MB03_DATA2) /* Mailbox 3 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB03_DATA2() bfin_read16(CAN_MB03_DATA2)
|
|
#define bfin_write_CAN_MB03_DATA2(val) bfin_write16(CAN_MB03_DATA2, val)
|
|
#define pCAN_MB03_DATA3 ((uint16_t volatile *)CAN_MB03_DATA3) /* Mailbox 3 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB03_DATA3() bfin_read16(CAN_MB03_DATA3)
|
|
#define bfin_write_CAN_MB03_DATA3(val) bfin_write16(CAN_MB03_DATA3, val)
|
|
#define pCAN_MB03_LENGTH ((uint16_t volatile *)CAN_MB03_LENGTH) /* Mailbox 3 Data Length Code Register */
|
|
#define bfin_read_CAN_MB03_LENGTH() bfin_read16(CAN_MB03_LENGTH)
|
|
#define bfin_write_CAN_MB03_LENGTH(val) bfin_write16(CAN_MB03_LENGTH, val)
|
|
#define pCAN_MB03_TIMESTAMP ((uint16_t volatile *)CAN_MB03_TIMESTAMP) /* Mailbox 3 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB03_TIMESTAMP() bfin_read16(CAN_MB03_TIMESTAMP)
|
|
#define bfin_write_CAN_MB03_TIMESTAMP(val) bfin_write16(CAN_MB03_TIMESTAMP, val)
|
|
#define pCAN_MB03_ID0 ((uint16_t volatile *)CAN_MB03_ID0) /* Mailbox 3 Identifier Low Register */
|
|
#define bfin_read_CAN_MB03_ID0() bfin_read16(CAN_MB03_ID0)
|
|
#define bfin_write_CAN_MB03_ID0(val) bfin_write16(CAN_MB03_ID0, val)
|
|
#define pCAN_MB03_ID1 ((uint16_t volatile *)CAN_MB03_ID1) /* Mailbox 3 Identifier High Register */
|
|
#define bfin_read_CAN_MB03_ID1() bfin_read16(CAN_MB03_ID1)
|
|
#define bfin_write_CAN_MB03_ID1(val) bfin_write16(CAN_MB03_ID1, val)
|
|
#define pCAN_MB04_DATA0 ((uint16_t volatile *)CAN_MB04_DATA0) /* Mailbox 4 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB04_DATA0() bfin_read16(CAN_MB04_DATA0)
|
|
#define bfin_write_CAN_MB04_DATA0(val) bfin_write16(CAN_MB04_DATA0, val)
|
|
#define pCAN_MB04_DATA1 ((uint16_t volatile *)CAN_MB04_DATA1) /* Mailbox 4 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB04_DATA1() bfin_read16(CAN_MB04_DATA1)
|
|
#define bfin_write_CAN_MB04_DATA1(val) bfin_write16(CAN_MB04_DATA1, val)
|
|
#define pCAN_MB04_DATA2 ((uint16_t volatile *)CAN_MB04_DATA2) /* Mailbox 4 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB04_DATA2() bfin_read16(CAN_MB04_DATA2)
|
|
#define bfin_write_CAN_MB04_DATA2(val) bfin_write16(CAN_MB04_DATA2, val)
|
|
#define pCAN_MB04_DATA3 ((uint16_t volatile *)CAN_MB04_DATA3) /* Mailbox 4 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB04_DATA3() bfin_read16(CAN_MB04_DATA3)
|
|
#define bfin_write_CAN_MB04_DATA3(val) bfin_write16(CAN_MB04_DATA3, val)
|
|
#define pCAN_MB04_LENGTH ((uint16_t volatile *)CAN_MB04_LENGTH) /* Mailbox 4 Data Length Code Register */
|
|
#define bfin_read_CAN_MB04_LENGTH() bfin_read16(CAN_MB04_LENGTH)
|
|
#define bfin_write_CAN_MB04_LENGTH(val) bfin_write16(CAN_MB04_LENGTH, val)
|
|
#define pCAN_MB04_TIMESTAMP ((uint16_t volatile *)CAN_MB04_TIMESTAMP) /* Mailbox 4 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB04_TIMESTAMP() bfin_read16(CAN_MB04_TIMESTAMP)
|
|
#define bfin_write_CAN_MB04_TIMESTAMP(val) bfin_write16(CAN_MB04_TIMESTAMP, val)
|
|
#define pCAN_MB04_ID0 ((uint16_t volatile *)CAN_MB04_ID0) /* Mailbox 4 Identifier Low Register */
|
|
#define bfin_read_CAN_MB04_ID0() bfin_read16(CAN_MB04_ID0)
|
|
#define bfin_write_CAN_MB04_ID0(val) bfin_write16(CAN_MB04_ID0, val)
|
|
#define pCAN_MB04_ID1 ((uint16_t volatile *)CAN_MB04_ID1) /* Mailbox 4 Identifier High Register */
|
|
#define bfin_read_CAN_MB04_ID1() bfin_read16(CAN_MB04_ID1)
|
|
#define bfin_write_CAN_MB04_ID1(val) bfin_write16(CAN_MB04_ID1, val)
|
|
#define pCAN_MB05_DATA0 ((uint16_t volatile *)CAN_MB05_DATA0) /* Mailbox 5 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB05_DATA0() bfin_read16(CAN_MB05_DATA0)
|
|
#define bfin_write_CAN_MB05_DATA0(val) bfin_write16(CAN_MB05_DATA0, val)
|
|
#define pCAN_MB05_DATA1 ((uint16_t volatile *)CAN_MB05_DATA1) /* Mailbox 5 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB05_DATA1() bfin_read16(CAN_MB05_DATA1)
|
|
#define bfin_write_CAN_MB05_DATA1(val) bfin_write16(CAN_MB05_DATA1, val)
|
|
#define pCAN_MB05_DATA2 ((uint16_t volatile *)CAN_MB05_DATA2) /* Mailbox 5 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB05_DATA2() bfin_read16(CAN_MB05_DATA2)
|
|
#define bfin_write_CAN_MB05_DATA2(val) bfin_write16(CAN_MB05_DATA2, val)
|
|
#define pCAN_MB05_DATA3 ((uint16_t volatile *)CAN_MB05_DATA3) /* Mailbox 5 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB05_DATA3() bfin_read16(CAN_MB05_DATA3)
|
|
#define bfin_write_CAN_MB05_DATA3(val) bfin_write16(CAN_MB05_DATA3, val)
|
|
#define pCAN_MB05_LENGTH ((uint16_t volatile *)CAN_MB05_LENGTH) /* Mailbox 5 Data Length Code Register */
|
|
#define bfin_read_CAN_MB05_LENGTH() bfin_read16(CAN_MB05_LENGTH)
|
|
#define bfin_write_CAN_MB05_LENGTH(val) bfin_write16(CAN_MB05_LENGTH, val)
|
|
#define pCAN_MB05_TIMESTAMP ((uint16_t volatile *)CAN_MB05_TIMESTAMP) /* Mailbox 5 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB05_TIMESTAMP() bfin_read16(CAN_MB05_TIMESTAMP)
|
|
#define bfin_write_CAN_MB05_TIMESTAMP(val) bfin_write16(CAN_MB05_TIMESTAMP, val)
|
|
#define pCAN_MB05_ID0 ((uint16_t volatile *)CAN_MB05_ID0) /* Mailbox 5 Identifier Low Register */
|
|
#define bfin_read_CAN_MB05_ID0() bfin_read16(CAN_MB05_ID0)
|
|
#define bfin_write_CAN_MB05_ID0(val) bfin_write16(CAN_MB05_ID0, val)
|
|
#define pCAN_MB05_ID1 ((uint16_t volatile *)CAN_MB05_ID1) /* Mailbox 5 Identifier High Register */
|
|
#define bfin_read_CAN_MB05_ID1() bfin_read16(CAN_MB05_ID1)
|
|
#define bfin_write_CAN_MB05_ID1(val) bfin_write16(CAN_MB05_ID1, val)
|
|
#define pCAN_MB06_DATA0 ((uint16_t volatile *)CAN_MB06_DATA0) /* Mailbox 6 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB06_DATA0() bfin_read16(CAN_MB06_DATA0)
|
|
#define bfin_write_CAN_MB06_DATA0(val) bfin_write16(CAN_MB06_DATA0, val)
|
|
#define pCAN_MB06_DATA1 ((uint16_t volatile *)CAN_MB06_DATA1) /* Mailbox 6 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB06_DATA1() bfin_read16(CAN_MB06_DATA1)
|
|
#define bfin_write_CAN_MB06_DATA1(val) bfin_write16(CAN_MB06_DATA1, val)
|
|
#define pCAN_MB06_DATA2 ((uint16_t volatile *)CAN_MB06_DATA2) /* Mailbox 6 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB06_DATA2() bfin_read16(CAN_MB06_DATA2)
|
|
#define bfin_write_CAN_MB06_DATA2(val) bfin_write16(CAN_MB06_DATA2, val)
|
|
#define pCAN_MB06_DATA3 ((uint16_t volatile *)CAN_MB06_DATA3) /* Mailbox 6 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB06_DATA3() bfin_read16(CAN_MB06_DATA3)
|
|
#define bfin_write_CAN_MB06_DATA3(val) bfin_write16(CAN_MB06_DATA3, val)
|
|
#define pCAN_MB06_LENGTH ((uint16_t volatile *)CAN_MB06_LENGTH) /* Mailbox 6 Data Length Code Register */
|
|
#define bfin_read_CAN_MB06_LENGTH() bfin_read16(CAN_MB06_LENGTH)
|
|
#define bfin_write_CAN_MB06_LENGTH(val) bfin_write16(CAN_MB06_LENGTH, val)
|
|
#define pCAN_MB06_TIMESTAMP ((uint16_t volatile *)CAN_MB06_TIMESTAMP) /* Mailbox 6 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB06_TIMESTAMP() bfin_read16(CAN_MB06_TIMESTAMP)
|
|
#define bfin_write_CAN_MB06_TIMESTAMP(val) bfin_write16(CAN_MB06_TIMESTAMP, val)
|
|
#define pCAN_MB06_ID0 ((uint16_t volatile *)CAN_MB06_ID0) /* Mailbox 6 Identifier Low Register */
|
|
#define bfin_read_CAN_MB06_ID0() bfin_read16(CAN_MB06_ID0)
|
|
#define bfin_write_CAN_MB06_ID0(val) bfin_write16(CAN_MB06_ID0, val)
|
|
#define pCAN_MB06_ID1 ((uint16_t volatile *)CAN_MB06_ID1) /* Mailbox 6 Identifier High Register */
|
|
#define bfin_read_CAN_MB06_ID1() bfin_read16(CAN_MB06_ID1)
|
|
#define bfin_write_CAN_MB06_ID1(val) bfin_write16(CAN_MB06_ID1, val)
|
|
#define pCAN_MB07_DATA0 ((uint16_t volatile *)CAN_MB07_DATA0) /* Mailbox 7 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB07_DATA0() bfin_read16(CAN_MB07_DATA0)
|
|
#define bfin_write_CAN_MB07_DATA0(val) bfin_write16(CAN_MB07_DATA0, val)
|
|
#define pCAN_MB07_DATA1 ((uint16_t volatile *)CAN_MB07_DATA1) /* Mailbox 7 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB07_DATA1() bfin_read16(CAN_MB07_DATA1)
|
|
#define bfin_write_CAN_MB07_DATA1(val) bfin_write16(CAN_MB07_DATA1, val)
|
|
#define pCAN_MB07_DATA2 ((uint16_t volatile *)CAN_MB07_DATA2) /* Mailbox 7 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB07_DATA2() bfin_read16(CAN_MB07_DATA2)
|
|
#define bfin_write_CAN_MB07_DATA2(val) bfin_write16(CAN_MB07_DATA2, val)
|
|
#define pCAN_MB07_DATA3 ((uint16_t volatile *)CAN_MB07_DATA3) /* Mailbox 7 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB07_DATA3() bfin_read16(CAN_MB07_DATA3)
|
|
#define bfin_write_CAN_MB07_DATA3(val) bfin_write16(CAN_MB07_DATA3, val)
|
|
#define pCAN_MB07_LENGTH ((uint16_t volatile *)CAN_MB07_LENGTH) /* Mailbox 7 Data Length Code Register */
|
|
#define bfin_read_CAN_MB07_LENGTH() bfin_read16(CAN_MB07_LENGTH)
|
|
#define bfin_write_CAN_MB07_LENGTH(val) bfin_write16(CAN_MB07_LENGTH, val)
|
|
#define pCAN_MB07_TIMESTAMP ((uint16_t volatile *)CAN_MB07_TIMESTAMP) /* Mailbox 7 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB07_TIMESTAMP() bfin_read16(CAN_MB07_TIMESTAMP)
|
|
#define bfin_write_CAN_MB07_TIMESTAMP(val) bfin_write16(CAN_MB07_TIMESTAMP, val)
|
|
#define pCAN_MB07_ID0 ((uint16_t volatile *)CAN_MB07_ID0) /* Mailbox 7 Identifier Low Register */
|
|
#define bfin_read_CAN_MB07_ID0() bfin_read16(CAN_MB07_ID0)
|
|
#define bfin_write_CAN_MB07_ID0(val) bfin_write16(CAN_MB07_ID0, val)
|
|
#define pCAN_MB07_ID1 ((uint16_t volatile *)CAN_MB07_ID1) /* Mailbox 7 Identifier High Register */
|
|
#define bfin_read_CAN_MB07_ID1() bfin_read16(CAN_MB07_ID1)
|
|
#define bfin_write_CAN_MB07_ID1(val) bfin_write16(CAN_MB07_ID1, val)
|
|
#define pCAN_MB08_DATA0 ((uint16_t volatile *)CAN_MB08_DATA0) /* Mailbox 8 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB08_DATA0() bfin_read16(CAN_MB08_DATA0)
|
|
#define bfin_write_CAN_MB08_DATA0(val) bfin_write16(CAN_MB08_DATA0, val)
|
|
#define pCAN_MB08_DATA1 ((uint16_t volatile *)CAN_MB08_DATA1) /* Mailbox 8 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB08_DATA1() bfin_read16(CAN_MB08_DATA1)
|
|
#define bfin_write_CAN_MB08_DATA1(val) bfin_write16(CAN_MB08_DATA1, val)
|
|
#define pCAN_MB08_DATA2 ((uint16_t volatile *)CAN_MB08_DATA2) /* Mailbox 8 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB08_DATA2() bfin_read16(CAN_MB08_DATA2)
|
|
#define bfin_write_CAN_MB08_DATA2(val) bfin_write16(CAN_MB08_DATA2, val)
|
|
#define pCAN_MB08_DATA3 ((uint16_t volatile *)CAN_MB08_DATA3) /* Mailbox 8 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB08_DATA3() bfin_read16(CAN_MB08_DATA3)
|
|
#define bfin_write_CAN_MB08_DATA3(val) bfin_write16(CAN_MB08_DATA3, val)
|
|
#define pCAN_MB08_LENGTH ((uint16_t volatile *)CAN_MB08_LENGTH) /* Mailbox 8 Data Length Code Register */
|
|
#define bfin_read_CAN_MB08_LENGTH() bfin_read16(CAN_MB08_LENGTH)
|
|
#define bfin_write_CAN_MB08_LENGTH(val) bfin_write16(CAN_MB08_LENGTH, val)
|
|
#define pCAN_MB08_TIMESTAMP ((uint16_t volatile *)CAN_MB08_TIMESTAMP) /* Mailbox 8 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB08_TIMESTAMP() bfin_read16(CAN_MB08_TIMESTAMP)
|
|
#define bfin_write_CAN_MB08_TIMESTAMP(val) bfin_write16(CAN_MB08_TIMESTAMP, val)
|
|
#define pCAN_MB08_ID0 ((uint16_t volatile *)CAN_MB08_ID0) /* Mailbox 8 Identifier Low Register */
|
|
#define bfin_read_CAN_MB08_ID0() bfin_read16(CAN_MB08_ID0)
|
|
#define bfin_write_CAN_MB08_ID0(val) bfin_write16(CAN_MB08_ID0, val)
|
|
#define pCAN_MB08_ID1 ((uint16_t volatile *)CAN_MB08_ID1) /* Mailbox 8 Identifier High Register */
|
|
#define bfin_read_CAN_MB08_ID1() bfin_read16(CAN_MB08_ID1)
|
|
#define bfin_write_CAN_MB08_ID1(val) bfin_write16(CAN_MB08_ID1, val)
|
|
#define pCAN_MB09_DATA0 ((uint16_t volatile *)CAN_MB09_DATA0) /* Mailbox 9 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB09_DATA0() bfin_read16(CAN_MB09_DATA0)
|
|
#define bfin_write_CAN_MB09_DATA0(val) bfin_write16(CAN_MB09_DATA0, val)
|
|
#define pCAN_MB09_DATA1 ((uint16_t volatile *)CAN_MB09_DATA1) /* Mailbox 9 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB09_DATA1() bfin_read16(CAN_MB09_DATA1)
|
|
#define bfin_write_CAN_MB09_DATA1(val) bfin_write16(CAN_MB09_DATA1, val)
|
|
#define pCAN_MB09_DATA2 ((uint16_t volatile *)CAN_MB09_DATA2) /* Mailbox 9 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB09_DATA2() bfin_read16(CAN_MB09_DATA2)
|
|
#define bfin_write_CAN_MB09_DATA2(val) bfin_write16(CAN_MB09_DATA2, val)
|
|
#define pCAN_MB09_DATA3 ((uint16_t volatile *)CAN_MB09_DATA3) /* Mailbox 9 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB09_DATA3() bfin_read16(CAN_MB09_DATA3)
|
|
#define bfin_write_CAN_MB09_DATA3(val) bfin_write16(CAN_MB09_DATA3, val)
|
|
#define pCAN_MB09_LENGTH ((uint16_t volatile *)CAN_MB09_LENGTH) /* Mailbox 9 Data Length Code Register */
|
|
#define bfin_read_CAN_MB09_LENGTH() bfin_read16(CAN_MB09_LENGTH)
|
|
#define bfin_write_CAN_MB09_LENGTH(val) bfin_write16(CAN_MB09_LENGTH, val)
|
|
#define pCAN_MB09_TIMESTAMP ((uint16_t volatile *)CAN_MB09_TIMESTAMP) /* Mailbox 9 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB09_TIMESTAMP() bfin_read16(CAN_MB09_TIMESTAMP)
|
|
#define bfin_write_CAN_MB09_TIMESTAMP(val) bfin_write16(CAN_MB09_TIMESTAMP, val)
|
|
#define pCAN_MB09_ID0 ((uint16_t volatile *)CAN_MB09_ID0) /* Mailbox 9 Identifier Low Register */
|
|
#define bfin_read_CAN_MB09_ID0() bfin_read16(CAN_MB09_ID0)
|
|
#define bfin_write_CAN_MB09_ID0(val) bfin_write16(CAN_MB09_ID0, val)
|
|
#define pCAN_MB09_ID1 ((uint16_t volatile *)CAN_MB09_ID1) /* Mailbox 9 Identifier High Register */
|
|
#define bfin_read_CAN_MB09_ID1() bfin_read16(CAN_MB09_ID1)
|
|
#define bfin_write_CAN_MB09_ID1(val) bfin_write16(CAN_MB09_ID1, val)
|
|
#define pCAN_MB10_DATA0 ((uint16_t volatile *)CAN_MB10_DATA0) /* Mailbox 10 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB10_DATA0() bfin_read16(CAN_MB10_DATA0)
|
|
#define bfin_write_CAN_MB10_DATA0(val) bfin_write16(CAN_MB10_DATA0, val)
|
|
#define pCAN_MB10_DATA1 ((uint16_t volatile *)CAN_MB10_DATA1) /* Mailbox 10 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB10_DATA1() bfin_read16(CAN_MB10_DATA1)
|
|
#define bfin_write_CAN_MB10_DATA1(val) bfin_write16(CAN_MB10_DATA1, val)
|
|
#define pCAN_MB10_DATA2 ((uint16_t volatile *)CAN_MB10_DATA2) /* Mailbox 10 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB10_DATA2() bfin_read16(CAN_MB10_DATA2)
|
|
#define bfin_write_CAN_MB10_DATA2(val) bfin_write16(CAN_MB10_DATA2, val)
|
|
#define pCAN_MB10_DATA3 ((uint16_t volatile *)CAN_MB10_DATA3) /* Mailbox 10 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB10_DATA3() bfin_read16(CAN_MB10_DATA3)
|
|
#define bfin_write_CAN_MB10_DATA3(val) bfin_write16(CAN_MB10_DATA3, val)
|
|
#define pCAN_MB10_LENGTH ((uint16_t volatile *)CAN_MB10_LENGTH) /* Mailbox 10 Data Length Code Register */
|
|
#define bfin_read_CAN_MB10_LENGTH() bfin_read16(CAN_MB10_LENGTH)
|
|
#define bfin_write_CAN_MB10_LENGTH(val) bfin_write16(CAN_MB10_LENGTH, val)
|
|
#define pCAN_MB10_TIMESTAMP ((uint16_t volatile *)CAN_MB10_TIMESTAMP) /* Mailbox 10 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB10_TIMESTAMP() bfin_read16(CAN_MB10_TIMESTAMP)
|
|
#define bfin_write_CAN_MB10_TIMESTAMP(val) bfin_write16(CAN_MB10_TIMESTAMP, val)
|
|
#define pCAN_MB10_ID0 ((uint16_t volatile *)CAN_MB10_ID0) /* Mailbox 10 Identifier Low Register */
|
|
#define bfin_read_CAN_MB10_ID0() bfin_read16(CAN_MB10_ID0)
|
|
#define bfin_write_CAN_MB10_ID0(val) bfin_write16(CAN_MB10_ID0, val)
|
|
#define pCAN_MB10_ID1 ((uint16_t volatile *)CAN_MB10_ID1) /* Mailbox 10 Identifier High Register */
|
|
#define bfin_read_CAN_MB10_ID1() bfin_read16(CAN_MB10_ID1)
|
|
#define bfin_write_CAN_MB10_ID1(val) bfin_write16(CAN_MB10_ID1, val)
|
|
#define pCAN_MB11_DATA0 ((uint16_t volatile *)CAN_MB11_DATA0) /* Mailbox 11 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB11_DATA0() bfin_read16(CAN_MB11_DATA0)
|
|
#define bfin_write_CAN_MB11_DATA0(val) bfin_write16(CAN_MB11_DATA0, val)
|
|
#define pCAN_MB11_DATA1 ((uint16_t volatile *)CAN_MB11_DATA1) /* Mailbox 11 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB11_DATA1() bfin_read16(CAN_MB11_DATA1)
|
|
#define bfin_write_CAN_MB11_DATA1(val) bfin_write16(CAN_MB11_DATA1, val)
|
|
#define pCAN_MB11_DATA2 ((uint16_t volatile *)CAN_MB11_DATA2) /* Mailbox 11 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB11_DATA2() bfin_read16(CAN_MB11_DATA2)
|
|
#define bfin_write_CAN_MB11_DATA2(val) bfin_write16(CAN_MB11_DATA2, val)
|
|
#define pCAN_MB11_DATA3 ((uint16_t volatile *)CAN_MB11_DATA3) /* Mailbox 11 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB11_DATA3() bfin_read16(CAN_MB11_DATA3)
|
|
#define bfin_write_CAN_MB11_DATA3(val) bfin_write16(CAN_MB11_DATA3, val)
|
|
#define pCAN_MB11_LENGTH ((uint16_t volatile *)CAN_MB11_LENGTH) /* Mailbox 11 Data Length Code Register */
|
|
#define bfin_read_CAN_MB11_LENGTH() bfin_read16(CAN_MB11_LENGTH)
|
|
#define bfin_write_CAN_MB11_LENGTH(val) bfin_write16(CAN_MB11_LENGTH, val)
|
|
#define pCAN_MB11_TIMESTAMP ((uint16_t volatile *)CAN_MB11_TIMESTAMP) /* Mailbox 11 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB11_TIMESTAMP() bfin_read16(CAN_MB11_TIMESTAMP)
|
|
#define bfin_write_CAN_MB11_TIMESTAMP(val) bfin_write16(CAN_MB11_TIMESTAMP, val)
|
|
#define pCAN_MB11_ID0 ((uint16_t volatile *)CAN_MB11_ID0) /* Mailbox 11 Identifier Low Register */
|
|
#define bfin_read_CAN_MB11_ID0() bfin_read16(CAN_MB11_ID0)
|
|
#define bfin_write_CAN_MB11_ID0(val) bfin_write16(CAN_MB11_ID0, val)
|
|
#define pCAN_MB11_ID1 ((uint16_t volatile *)CAN_MB11_ID1) /* Mailbox 11 Identifier High Register */
|
|
#define bfin_read_CAN_MB11_ID1() bfin_read16(CAN_MB11_ID1)
|
|
#define bfin_write_CAN_MB11_ID1(val) bfin_write16(CAN_MB11_ID1, val)
|
|
#define pCAN_MB12_DATA0 ((uint16_t volatile *)CAN_MB12_DATA0) /* Mailbox 12 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB12_DATA0() bfin_read16(CAN_MB12_DATA0)
|
|
#define bfin_write_CAN_MB12_DATA0(val) bfin_write16(CAN_MB12_DATA0, val)
|
|
#define pCAN_MB12_DATA1 ((uint16_t volatile *)CAN_MB12_DATA1) /* Mailbox 12 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB12_DATA1() bfin_read16(CAN_MB12_DATA1)
|
|
#define bfin_write_CAN_MB12_DATA1(val) bfin_write16(CAN_MB12_DATA1, val)
|
|
#define pCAN_MB12_DATA2 ((uint16_t volatile *)CAN_MB12_DATA2) /* Mailbox 12 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB12_DATA2() bfin_read16(CAN_MB12_DATA2)
|
|
#define bfin_write_CAN_MB12_DATA2(val) bfin_write16(CAN_MB12_DATA2, val)
|
|
#define pCAN_MB12_DATA3 ((uint16_t volatile *)CAN_MB12_DATA3) /* Mailbox 12 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB12_DATA3() bfin_read16(CAN_MB12_DATA3)
|
|
#define bfin_write_CAN_MB12_DATA3(val) bfin_write16(CAN_MB12_DATA3, val)
|
|
#define pCAN_MB12_LENGTH ((uint16_t volatile *)CAN_MB12_LENGTH) /* Mailbox 12 Data Length Code Register */
|
|
#define bfin_read_CAN_MB12_LENGTH() bfin_read16(CAN_MB12_LENGTH)
|
|
#define bfin_write_CAN_MB12_LENGTH(val) bfin_write16(CAN_MB12_LENGTH, val)
|
|
#define pCAN_MB12_TIMESTAMP ((uint16_t volatile *)CAN_MB12_TIMESTAMP) /* Mailbox 12 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB12_TIMESTAMP() bfin_read16(CAN_MB12_TIMESTAMP)
|
|
#define bfin_write_CAN_MB12_TIMESTAMP(val) bfin_write16(CAN_MB12_TIMESTAMP, val)
|
|
#define pCAN_MB12_ID0 ((uint16_t volatile *)CAN_MB12_ID0) /* Mailbox 12 Identifier Low Register */
|
|
#define bfin_read_CAN_MB12_ID0() bfin_read16(CAN_MB12_ID0)
|
|
#define bfin_write_CAN_MB12_ID0(val) bfin_write16(CAN_MB12_ID0, val)
|
|
#define pCAN_MB12_ID1 ((uint16_t volatile *)CAN_MB12_ID1) /* Mailbox 12 Identifier High Register */
|
|
#define bfin_read_CAN_MB12_ID1() bfin_read16(CAN_MB12_ID1)
|
|
#define bfin_write_CAN_MB12_ID1(val) bfin_write16(CAN_MB12_ID1, val)
|
|
#define pCAN_MB13_DATA0 ((uint16_t volatile *)CAN_MB13_DATA0) /* Mailbox 13 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB13_DATA0() bfin_read16(CAN_MB13_DATA0)
|
|
#define bfin_write_CAN_MB13_DATA0(val) bfin_write16(CAN_MB13_DATA0, val)
|
|
#define pCAN_MB13_DATA1 ((uint16_t volatile *)CAN_MB13_DATA1) /* Mailbox 13 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB13_DATA1() bfin_read16(CAN_MB13_DATA1)
|
|
#define bfin_write_CAN_MB13_DATA1(val) bfin_write16(CAN_MB13_DATA1, val)
|
|
#define pCAN_MB13_DATA2 ((uint16_t volatile *)CAN_MB13_DATA2) /* Mailbox 13 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB13_DATA2() bfin_read16(CAN_MB13_DATA2)
|
|
#define bfin_write_CAN_MB13_DATA2(val) bfin_write16(CAN_MB13_DATA2, val)
|
|
#define pCAN_MB13_DATA3 ((uint16_t volatile *)CAN_MB13_DATA3) /* Mailbox 13 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB13_DATA3() bfin_read16(CAN_MB13_DATA3)
|
|
#define bfin_write_CAN_MB13_DATA3(val) bfin_write16(CAN_MB13_DATA3, val)
|
|
#define pCAN_MB13_LENGTH ((uint16_t volatile *)CAN_MB13_LENGTH) /* Mailbox 13 Data Length Code Register */
|
|
#define bfin_read_CAN_MB13_LENGTH() bfin_read16(CAN_MB13_LENGTH)
|
|
#define bfin_write_CAN_MB13_LENGTH(val) bfin_write16(CAN_MB13_LENGTH, val)
|
|
#define pCAN_MB13_TIMESTAMP ((uint16_t volatile *)CAN_MB13_TIMESTAMP) /* Mailbox 13 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB13_TIMESTAMP() bfin_read16(CAN_MB13_TIMESTAMP)
|
|
#define bfin_write_CAN_MB13_TIMESTAMP(val) bfin_write16(CAN_MB13_TIMESTAMP, val)
|
|
#define pCAN_MB13_ID0 ((uint16_t volatile *)CAN_MB13_ID0) /* Mailbox 13 Identifier Low Register */
|
|
#define bfin_read_CAN_MB13_ID0() bfin_read16(CAN_MB13_ID0)
|
|
#define bfin_write_CAN_MB13_ID0(val) bfin_write16(CAN_MB13_ID0, val)
|
|
#define pCAN_MB13_ID1 ((uint16_t volatile *)CAN_MB13_ID1) /* Mailbox 13 Identifier High Register */
|
|
#define bfin_read_CAN_MB13_ID1() bfin_read16(CAN_MB13_ID1)
|
|
#define bfin_write_CAN_MB13_ID1(val) bfin_write16(CAN_MB13_ID1, val)
|
|
#define pCAN_MB14_DATA0 ((uint16_t volatile *)CAN_MB14_DATA0) /* Mailbox 14 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB14_DATA0() bfin_read16(CAN_MB14_DATA0)
|
|
#define bfin_write_CAN_MB14_DATA0(val) bfin_write16(CAN_MB14_DATA0, val)
|
|
#define pCAN_MB14_DATA1 ((uint16_t volatile *)CAN_MB14_DATA1) /* Mailbox 14 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB14_DATA1() bfin_read16(CAN_MB14_DATA1)
|
|
#define bfin_write_CAN_MB14_DATA1(val) bfin_write16(CAN_MB14_DATA1, val)
|
|
#define pCAN_MB14_DATA2 ((uint16_t volatile *)CAN_MB14_DATA2) /* Mailbox 14 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB14_DATA2() bfin_read16(CAN_MB14_DATA2)
|
|
#define bfin_write_CAN_MB14_DATA2(val) bfin_write16(CAN_MB14_DATA2, val)
|
|
#define pCAN_MB14_DATA3 ((uint16_t volatile *)CAN_MB14_DATA3) /* Mailbox 14 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB14_DATA3() bfin_read16(CAN_MB14_DATA3)
|
|
#define bfin_write_CAN_MB14_DATA3(val) bfin_write16(CAN_MB14_DATA3, val)
|
|
#define pCAN_MB14_LENGTH ((uint16_t volatile *)CAN_MB14_LENGTH) /* Mailbox 14 Data Length Code Register */
|
|
#define bfin_read_CAN_MB14_LENGTH() bfin_read16(CAN_MB14_LENGTH)
|
|
#define bfin_write_CAN_MB14_LENGTH(val) bfin_write16(CAN_MB14_LENGTH, val)
|
|
#define pCAN_MB14_TIMESTAMP ((uint16_t volatile *)CAN_MB14_TIMESTAMP) /* Mailbox 14 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB14_TIMESTAMP() bfin_read16(CAN_MB14_TIMESTAMP)
|
|
#define bfin_write_CAN_MB14_TIMESTAMP(val) bfin_write16(CAN_MB14_TIMESTAMP, val)
|
|
#define pCAN_MB14_ID0 ((uint16_t volatile *)CAN_MB14_ID0) /* Mailbox 14 Identifier Low Register */
|
|
#define bfin_read_CAN_MB14_ID0() bfin_read16(CAN_MB14_ID0)
|
|
#define bfin_write_CAN_MB14_ID0(val) bfin_write16(CAN_MB14_ID0, val)
|
|
#define pCAN_MB14_ID1 ((uint16_t volatile *)CAN_MB14_ID1) /* Mailbox 14 Identifier High Register */
|
|
#define bfin_read_CAN_MB14_ID1() bfin_read16(CAN_MB14_ID1)
|
|
#define bfin_write_CAN_MB14_ID1(val) bfin_write16(CAN_MB14_ID1, val)
|
|
#define pCAN_MB15_DATA0 ((uint16_t volatile *)CAN_MB15_DATA0) /* Mailbox 15 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB15_DATA0() bfin_read16(CAN_MB15_DATA0)
|
|
#define bfin_write_CAN_MB15_DATA0(val) bfin_write16(CAN_MB15_DATA0, val)
|
|
#define pCAN_MB15_DATA1 ((uint16_t volatile *)CAN_MB15_DATA1) /* Mailbox 15 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB15_DATA1() bfin_read16(CAN_MB15_DATA1)
|
|
#define bfin_write_CAN_MB15_DATA1(val) bfin_write16(CAN_MB15_DATA1, val)
|
|
#define pCAN_MB15_DATA2 ((uint16_t volatile *)CAN_MB15_DATA2) /* Mailbox 15 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB15_DATA2() bfin_read16(CAN_MB15_DATA2)
|
|
#define bfin_write_CAN_MB15_DATA2(val) bfin_write16(CAN_MB15_DATA2, val)
|
|
#define pCAN_MB15_DATA3 ((uint16_t volatile *)CAN_MB15_DATA3) /* Mailbox 15 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB15_DATA3() bfin_read16(CAN_MB15_DATA3)
|
|
#define bfin_write_CAN_MB15_DATA3(val) bfin_write16(CAN_MB15_DATA3, val)
|
|
#define pCAN_MB15_LENGTH ((uint16_t volatile *)CAN_MB15_LENGTH) /* Mailbox 15 Data Length Code Register */
|
|
#define bfin_read_CAN_MB15_LENGTH() bfin_read16(CAN_MB15_LENGTH)
|
|
#define bfin_write_CAN_MB15_LENGTH(val) bfin_write16(CAN_MB15_LENGTH, val)
|
|
#define pCAN_MB15_TIMESTAMP ((uint16_t volatile *)CAN_MB15_TIMESTAMP) /* Mailbox 15 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB15_TIMESTAMP() bfin_read16(CAN_MB15_TIMESTAMP)
|
|
#define bfin_write_CAN_MB15_TIMESTAMP(val) bfin_write16(CAN_MB15_TIMESTAMP, val)
|
|
#define pCAN_MB15_ID0 ((uint16_t volatile *)CAN_MB15_ID0) /* Mailbox 15 Identifier Low Register */
|
|
#define bfin_read_CAN_MB15_ID0() bfin_read16(CAN_MB15_ID0)
|
|
#define bfin_write_CAN_MB15_ID0(val) bfin_write16(CAN_MB15_ID0, val)
|
|
#define pCAN_MB15_ID1 ((uint16_t volatile *)CAN_MB15_ID1) /* Mailbox 15 Identifier High Register */
|
|
#define bfin_read_CAN_MB15_ID1() bfin_read16(CAN_MB15_ID1)
|
|
#define bfin_write_CAN_MB15_ID1(val) bfin_write16(CAN_MB15_ID1, val)
|
|
#define pCAN_MB16_DATA0 ((uint16_t volatile *)CAN_MB16_DATA0) /* Mailbox 16 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB16_DATA0() bfin_read16(CAN_MB16_DATA0)
|
|
#define bfin_write_CAN_MB16_DATA0(val) bfin_write16(CAN_MB16_DATA0, val)
|
|
#define pCAN_MB16_DATA1 ((uint16_t volatile *)CAN_MB16_DATA1) /* Mailbox 16 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB16_DATA1() bfin_read16(CAN_MB16_DATA1)
|
|
#define bfin_write_CAN_MB16_DATA1(val) bfin_write16(CAN_MB16_DATA1, val)
|
|
#define pCAN_MB16_DATA2 ((uint16_t volatile *)CAN_MB16_DATA2) /* Mailbox 16 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB16_DATA2() bfin_read16(CAN_MB16_DATA2)
|
|
#define bfin_write_CAN_MB16_DATA2(val) bfin_write16(CAN_MB16_DATA2, val)
|
|
#define pCAN_MB16_DATA3 ((uint16_t volatile *)CAN_MB16_DATA3) /* Mailbox 16 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB16_DATA3() bfin_read16(CAN_MB16_DATA3)
|
|
#define bfin_write_CAN_MB16_DATA3(val) bfin_write16(CAN_MB16_DATA3, val)
|
|
#define pCAN_MB16_LENGTH ((uint16_t volatile *)CAN_MB16_LENGTH) /* Mailbox 16 Data Length Code Register */
|
|
#define bfin_read_CAN_MB16_LENGTH() bfin_read16(CAN_MB16_LENGTH)
|
|
#define bfin_write_CAN_MB16_LENGTH(val) bfin_write16(CAN_MB16_LENGTH, val)
|
|
#define pCAN_MB16_TIMESTAMP ((uint16_t volatile *)CAN_MB16_TIMESTAMP) /* Mailbox 16 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB16_TIMESTAMP() bfin_read16(CAN_MB16_TIMESTAMP)
|
|
#define bfin_write_CAN_MB16_TIMESTAMP(val) bfin_write16(CAN_MB16_TIMESTAMP, val)
|
|
#define pCAN_MB16_ID0 ((uint16_t volatile *)CAN_MB16_ID0) /* Mailbox 16 Identifier Low Register */
|
|
#define bfin_read_CAN_MB16_ID0() bfin_read16(CAN_MB16_ID0)
|
|
#define bfin_write_CAN_MB16_ID0(val) bfin_write16(CAN_MB16_ID0, val)
|
|
#define pCAN_MB16_ID1 ((uint16_t volatile *)CAN_MB16_ID1) /* Mailbox 16 Identifier High Register */
|
|
#define bfin_read_CAN_MB16_ID1() bfin_read16(CAN_MB16_ID1)
|
|
#define bfin_write_CAN_MB16_ID1(val) bfin_write16(CAN_MB16_ID1, val)
|
|
#define pCAN_MB17_DATA0 ((uint16_t volatile *)CAN_MB17_DATA0) /* Mailbox 17 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB17_DATA0() bfin_read16(CAN_MB17_DATA0)
|
|
#define bfin_write_CAN_MB17_DATA0(val) bfin_write16(CAN_MB17_DATA0, val)
|
|
#define pCAN_MB17_DATA1 ((uint16_t volatile *)CAN_MB17_DATA1) /* Mailbox 17 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB17_DATA1() bfin_read16(CAN_MB17_DATA1)
|
|
#define bfin_write_CAN_MB17_DATA1(val) bfin_write16(CAN_MB17_DATA1, val)
|
|
#define pCAN_MB17_DATA2 ((uint16_t volatile *)CAN_MB17_DATA2) /* Mailbox 17 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB17_DATA2() bfin_read16(CAN_MB17_DATA2)
|
|
#define bfin_write_CAN_MB17_DATA2(val) bfin_write16(CAN_MB17_DATA2, val)
|
|
#define pCAN_MB17_DATA3 ((uint16_t volatile *)CAN_MB17_DATA3) /* Mailbox 17 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB17_DATA3() bfin_read16(CAN_MB17_DATA3)
|
|
#define bfin_write_CAN_MB17_DATA3(val) bfin_write16(CAN_MB17_DATA3, val)
|
|
#define pCAN_MB17_LENGTH ((uint16_t volatile *)CAN_MB17_LENGTH) /* Mailbox 17 Data Length Code Register */
|
|
#define bfin_read_CAN_MB17_LENGTH() bfin_read16(CAN_MB17_LENGTH)
|
|
#define bfin_write_CAN_MB17_LENGTH(val) bfin_write16(CAN_MB17_LENGTH, val)
|
|
#define pCAN_MB17_TIMESTAMP ((uint16_t volatile *)CAN_MB17_TIMESTAMP) /* Mailbox 17 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB17_TIMESTAMP() bfin_read16(CAN_MB17_TIMESTAMP)
|
|
#define bfin_write_CAN_MB17_TIMESTAMP(val) bfin_write16(CAN_MB17_TIMESTAMP, val)
|
|
#define pCAN_MB17_ID0 ((uint16_t volatile *)CAN_MB17_ID0) /* Mailbox 17 Identifier Low Register */
|
|
#define bfin_read_CAN_MB17_ID0() bfin_read16(CAN_MB17_ID0)
|
|
#define bfin_write_CAN_MB17_ID0(val) bfin_write16(CAN_MB17_ID0, val)
|
|
#define pCAN_MB17_ID1 ((uint16_t volatile *)CAN_MB17_ID1) /* Mailbox 17 Identifier High Register */
|
|
#define bfin_read_CAN_MB17_ID1() bfin_read16(CAN_MB17_ID1)
|
|
#define bfin_write_CAN_MB17_ID1(val) bfin_write16(CAN_MB17_ID1, val)
|
|
#define pCAN_MB18_DATA0 ((uint16_t volatile *)CAN_MB18_DATA0) /* Mailbox 18 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB18_DATA0() bfin_read16(CAN_MB18_DATA0)
|
|
#define bfin_write_CAN_MB18_DATA0(val) bfin_write16(CAN_MB18_DATA0, val)
|
|
#define pCAN_MB18_DATA1 ((uint16_t volatile *)CAN_MB18_DATA1) /* Mailbox 18 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB18_DATA1() bfin_read16(CAN_MB18_DATA1)
|
|
#define bfin_write_CAN_MB18_DATA1(val) bfin_write16(CAN_MB18_DATA1, val)
|
|
#define pCAN_MB18_DATA2 ((uint16_t volatile *)CAN_MB18_DATA2) /* Mailbox 18 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB18_DATA2() bfin_read16(CAN_MB18_DATA2)
|
|
#define bfin_write_CAN_MB18_DATA2(val) bfin_write16(CAN_MB18_DATA2, val)
|
|
#define pCAN_MB18_DATA3 ((uint16_t volatile *)CAN_MB18_DATA3) /* Mailbox 18 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB18_DATA3() bfin_read16(CAN_MB18_DATA3)
|
|
#define bfin_write_CAN_MB18_DATA3(val) bfin_write16(CAN_MB18_DATA3, val)
|
|
#define pCAN_MB18_LENGTH ((uint16_t volatile *)CAN_MB18_LENGTH) /* Mailbox 18 Data Length Code Register */
|
|
#define bfin_read_CAN_MB18_LENGTH() bfin_read16(CAN_MB18_LENGTH)
|
|
#define bfin_write_CAN_MB18_LENGTH(val) bfin_write16(CAN_MB18_LENGTH, val)
|
|
#define pCAN_MB18_TIMESTAMP ((uint16_t volatile *)CAN_MB18_TIMESTAMP) /* Mailbox 18 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB18_TIMESTAMP() bfin_read16(CAN_MB18_TIMESTAMP)
|
|
#define bfin_write_CAN_MB18_TIMESTAMP(val) bfin_write16(CAN_MB18_TIMESTAMP, val)
|
|
#define pCAN_MB18_ID0 ((uint16_t volatile *)CAN_MB18_ID0) /* Mailbox 18 Identifier Low Register */
|
|
#define bfin_read_CAN_MB18_ID0() bfin_read16(CAN_MB18_ID0)
|
|
#define bfin_write_CAN_MB18_ID0(val) bfin_write16(CAN_MB18_ID0, val)
|
|
#define pCAN_MB18_ID1 ((uint16_t volatile *)CAN_MB18_ID1) /* Mailbox 18 Identifier High Register */
|
|
#define bfin_read_CAN_MB18_ID1() bfin_read16(CAN_MB18_ID1)
|
|
#define bfin_write_CAN_MB18_ID1(val) bfin_write16(CAN_MB18_ID1, val)
|
|
#define pCAN_MB19_DATA0 ((uint16_t volatile *)CAN_MB19_DATA0) /* Mailbox 19 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB19_DATA0() bfin_read16(CAN_MB19_DATA0)
|
|
#define bfin_write_CAN_MB19_DATA0(val) bfin_write16(CAN_MB19_DATA0, val)
|
|
#define pCAN_MB19_DATA1 ((uint16_t volatile *)CAN_MB19_DATA1) /* Mailbox 19 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB19_DATA1() bfin_read16(CAN_MB19_DATA1)
|
|
#define bfin_write_CAN_MB19_DATA1(val) bfin_write16(CAN_MB19_DATA1, val)
|
|
#define pCAN_MB19_DATA2 ((uint16_t volatile *)CAN_MB19_DATA2) /* Mailbox 19 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB19_DATA2() bfin_read16(CAN_MB19_DATA2)
|
|
#define bfin_write_CAN_MB19_DATA2(val) bfin_write16(CAN_MB19_DATA2, val)
|
|
#define pCAN_MB19_DATA3 ((uint16_t volatile *)CAN_MB19_DATA3) /* Mailbox 19 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB19_DATA3() bfin_read16(CAN_MB19_DATA3)
|
|
#define bfin_write_CAN_MB19_DATA3(val) bfin_write16(CAN_MB19_DATA3, val)
|
|
#define pCAN_MB19_LENGTH ((uint16_t volatile *)CAN_MB19_LENGTH) /* Mailbox 19 Data Length Code Register */
|
|
#define bfin_read_CAN_MB19_LENGTH() bfin_read16(CAN_MB19_LENGTH)
|
|
#define bfin_write_CAN_MB19_LENGTH(val) bfin_write16(CAN_MB19_LENGTH, val)
|
|
#define pCAN_MB19_TIMESTAMP ((uint16_t volatile *)CAN_MB19_TIMESTAMP) /* Mailbox 19 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB19_TIMESTAMP() bfin_read16(CAN_MB19_TIMESTAMP)
|
|
#define bfin_write_CAN_MB19_TIMESTAMP(val) bfin_write16(CAN_MB19_TIMESTAMP, val)
|
|
#define pCAN_MB19_ID0 ((uint16_t volatile *)CAN_MB19_ID0) /* Mailbox 19 Identifier Low Register */
|
|
#define bfin_read_CAN_MB19_ID0() bfin_read16(CAN_MB19_ID0)
|
|
#define bfin_write_CAN_MB19_ID0(val) bfin_write16(CAN_MB19_ID0, val)
|
|
#define pCAN_MB19_ID1 ((uint16_t volatile *)CAN_MB19_ID1) /* Mailbox 19 Identifier High Register */
|
|
#define bfin_read_CAN_MB19_ID1() bfin_read16(CAN_MB19_ID1)
|
|
#define bfin_write_CAN_MB19_ID1(val) bfin_write16(CAN_MB19_ID1, val)
|
|
#define pCAN_MB20_DATA0 ((uint16_t volatile *)CAN_MB20_DATA0) /* Mailbox 20 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB20_DATA0() bfin_read16(CAN_MB20_DATA0)
|
|
#define bfin_write_CAN_MB20_DATA0(val) bfin_write16(CAN_MB20_DATA0, val)
|
|
#define pCAN_MB20_DATA1 ((uint16_t volatile *)CAN_MB20_DATA1) /* Mailbox 20 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB20_DATA1() bfin_read16(CAN_MB20_DATA1)
|
|
#define bfin_write_CAN_MB20_DATA1(val) bfin_write16(CAN_MB20_DATA1, val)
|
|
#define pCAN_MB20_DATA2 ((uint16_t volatile *)CAN_MB20_DATA2) /* Mailbox 20 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB20_DATA2() bfin_read16(CAN_MB20_DATA2)
|
|
#define bfin_write_CAN_MB20_DATA2(val) bfin_write16(CAN_MB20_DATA2, val)
|
|
#define pCAN_MB20_DATA3 ((uint16_t volatile *)CAN_MB20_DATA3) /* Mailbox 20 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB20_DATA3() bfin_read16(CAN_MB20_DATA3)
|
|
#define bfin_write_CAN_MB20_DATA3(val) bfin_write16(CAN_MB20_DATA3, val)
|
|
#define pCAN_MB20_LENGTH ((uint16_t volatile *)CAN_MB20_LENGTH) /* Mailbox 20 Data Length Code Register */
|
|
#define bfin_read_CAN_MB20_LENGTH() bfin_read16(CAN_MB20_LENGTH)
|
|
#define bfin_write_CAN_MB20_LENGTH(val) bfin_write16(CAN_MB20_LENGTH, val)
|
|
#define pCAN_MB20_TIMESTAMP ((uint16_t volatile *)CAN_MB20_TIMESTAMP) /* Mailbox 20 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB20_TIMESTAMP() bfin_read16(CAN_MB20_TIMESTAMP)
|
|
#define bfin_write_CAN_MB20_TIMESTAMP(val) bfin_write16(CAN_MB20_TIMESTAMP, val)
|
|
#define pCAN_MB20_ID0 ((uint16_t volatile *)CAN_MB20_ID0) /* Mailbox 20 Identifier Low Register */
|
|
#define bfin_read_CAN_MB20_ID0() bfin_read16(CAN_MB20_ID0)
|
|
#define bfin_write_CAN_MB20_ID0(val) bfin_write16(CAN_MB20_ID0, val)
|
|
#define pCAN_MB20_ID1 ((uint16_t volatile *)CAN_MB20_ID1) /* Mailbox 20 Identifier High Register */
|
|
#define bfin_read_CAN_MB20_ID1() bfin_read16(CAN_MB20_ID1)
|
|
#define bfin_write_CAN_MB20_ID1(val) bfin_write16(CAN_MB20_ID1, val)
|
|
#define pCAN_MB21_DATA0 ((uint16_t volatile *)CAN_MB21_DATA0) /* Mailbox 21 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB21_DATA0() bfin_read16(CAN_MB21_DATA0)
|
|
#define bfin_write_CAN_MB21_DATA0(val) bfin_write16(CAN_MB21_DATA0, val)
|
|
#define pCAN_MB21_DATA1 ((uint16_t volatile *)CAN_MB21_DATA1) /* Mailbox 21 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB21_DATA1() bfin_read16(CAN_MB21_DATA1)
|
|
#define bfin_write_CAN_MB21_DATA1(val) bfin_write16(CAN_MB21_DATA1, val)
|
|
#define pCAN_MB21_DATA2 ((uint16_t volatile *)CAN_MB21_DATA2) /* Mailbox 21 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB21_DATA2() bfin_read16(CAN_MB21_DATA2)
|
|
#define bfin_write_CAN_MB21_DATA2(val) bfin_write16(CAN_MB21_DATA2, val)
|
|
#define pCAN_MB21_DATA3 ((uint16_t volatile *)CAN_MB21_DATA3) /* Mailbox 21 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB21_DATA3() bfin_read16(CAN_MB21_DATA3)
|
|
#define bfin_write_CAN_MB21_DATA3(val) bfin_write16(CAN_MB21_DATA3, val)
|
|
#define pCAN_MB21_LENGTH ((uint16_t volatile *)CAN_MB21_LENGTH) /* Mailbox 21 Data Length Code Register */
|
|
#define bfin_read_CAN_MB21_LENGTH() bfin_read16(CAN_MB21_LENGTH)
|
|
#define bfin_write_CAN_MB21_LENGTH(val) bfin_write16(CAN_MB21_LENGTH, val)
|
|
#define pCAN_MB21_TIMESTAMP ((uint16_t volatile *)CAN_MB21_TIMESTAMP) /* Mailbox 21 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB21_TIMESTAMP() bfin_read16(CAN_MB21_TIMESTAMP)
|
|
#define bfin_write_CAN_MB21_TIMESTAMP(val) bfin_write16(CAN_MB21_TIMESTAMP, val)
|
|
#define pCAN_MB21_ID0 ((uint16_t volatile *)CAN_MB21_ID0) /* Mailbox 21 Identifier Low Register */
|
|
#define bfin_read_CAN_MB21_ID0() bfin_read16(CAN_MB21_ID0)
|
|
#define bfin_write_CAN_MB21_ID0(val) bfin_write16(CAN_MB21_ID0, val)
|
|
#define pCAN_MB21_ID1 ((uint16_t volatile *)CAN_MB21_ID1) /* Mailbox 21 Identifier High Register */
|
|
#define bfin_read_CAN_MB21_ID1() bfin_read16(CAN_MB21_ID1)
|
|
#define bfin_write_CAN_MB21_ID1(val) bfin_write16(CAN_MB21_ID1, val)
|
|
#define pCAN_MB22_DATA0 ((uint16_t volatile *)CAN_MB22_DATA0) /* Mailbox 22 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB22_DATA0() bfin_read16(CAN_MB22_DATA0)
|
|
#define bfin_write_CAN_MB22_DATA0(val) bfin_write16(CAN_MB22_DATA0, val)
|
|
#define pCAN_MB22_DATA1 ((uint16_t volatile *)CAN_MB22_DATA1) /* Mailbox 22 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB22_DATA1() bfin_read16(CAN_MB22_DATA1)
|
|
#define bfin_write_CAN_MB22_DATA1(val) bfin_write16(CAN_MB22_DATA1, val)
|
|
#define pCAN_MB22_DATA2 ((uint16_t volatile *)CAN_MB22_DATA2) /* Mailbox 22 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB22_DATA2() bfin_read16(CAN_MB22_DATA2)
|
|
#define bfin_write_CAN_MB22_DATA2(val) bfin_write16(CAN_MB22_DATA2, val)
|
|
#define pCAN_MB22_DATA3 ((uint16_t volatile *)CAN_MB22_DATA3) /* Mailbox 22 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB22_DATA3() bfin_read16(CAN_MB22_DATA3)
|
|
#define bfin_write_CAN_MB22_DATA3(val) bfin_write16(CAN_MB22_DATA3, val)
|
|
#define pCAN_MB22_LENGTH ((uint16_t volatile *)CAN_MB22_LENGTH) /* Mailbox 22 Data Length Code Register */
|
|
#define bfin_read_CAN_MB22_LENGTH() bfin_read16(CAN_MB22_LENGTH)
|
|
#define bfin_write_CAN_MB22_LENGTH(val) bfin_write16(CAN_MB22_LENGTH, val)
|
|
#define pCAN_MB22_TIMESTAMP ((uint16_t volatile *)CAN_MB22_TIMESTAMP) /* Mailbox 22 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB22_TIMESTAMP() bfin_read16(CAN_MB22_TIMESTAMP)
|
|
#define bfin_write_CAN_MB22_TIMESTAMP(val) bfin_write16(CAN_MB22_TIMESTAMP, val)
|
|
#define pCAN_MB22_ID0 ((uint16_t volatile *)CAN_MB22_ID0) /* Mailbox 22 Identifier Low Register */
|
|
#define bfin_read_CAN_MB22_ID0() bfin_read16(CAN_MB22_ID0)
|
|
#define bfin_write_CAN_MB22_ID0(val) bfin_write16(CAN_MB22_ID0, val)
|
|
#define pCAN_MB22_ID1 ((uint16_t volatile *)CAN_MB22_ID1) /* Mailbox 22 Identifier High Register */
|
|
#define bfin_read_CAN_MB22_ID1() bfin_read16(CAN_MB22_ID1)
|
|
#define bfin_write_CAN_MB22_ID1(val) bfin_write16(CAN_MB22_ID1, val)
|
|
#define pCAN_MB23_DATA0 ((uint16_t volatile *)CAN_MB23_DATA0) /* Mailbox 23 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB23_DATA0() bfin_read16(CAN_MB23_DATA0)
|
|
#define bfin_write_CAN_MB23_DATA0(val) bfin_write16(CAN_MB23_DATA0, val)
|
|
#define pCAN_MB23_DATA1 ((uint16_t volatile *)CAN_MB23_DATA1) /* Mailbox 23 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB23_DATA1() bfin_read16(CAN_MB23_DATA1)
|
|
#define bfin_write_CAN_MB23_DATA1(val) bfin_write16(CAN_MB23_DATA1, val)
|
|
#define pCAN_MB23_DATA2 ((uint16_t volatile *)CAN_MB23_DATA2) /* Mailbox 23 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB23_DATA2() bfin_read16(CAN_MB23_DATA2)
|
|
#define bfin_write_CAN_MB23_DATA2(val) bfin_write16(CAN_MB23_DATA2, val)
|
|
#define pCAN_MB23_DATA3 ((uint16_t volatile *)CAN_MB23_DATA3) /* Mailbox 23 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB23_DATA3() bfin_read16(CAN_MB23_DATA3)
|
|
#define bfin_write_CAN_MB23_DATA3(val) bfin_write16(CAN_MB23_DATA3, val)
|
|
#define pCAN_MB23_LENGTH ((uint16_t volatile *)CAN_MB23_LENGTH) /* Mailbox 23 Data Length Code Register */
|
|
#define bfin_read_CAN_MB23_LENGTH() bfin_read16(CAN_MB23_LENGTH)
|
|
#define bfin_write_CAN_MB23_LENGTH(val) bfin_write16(CAN_MB23_LENGTH, val)
|
|
#define pCAN_MB23_TIMESTAMP ((uint16_t volatile *)CAN_MB23_TIMESTAMP) /* Mailbox 23 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB23_TIMESTAMP() bfin_read16(CAN_MB23_TIMESTAMP)
|
|
#define bfin_write_CAN_MB23_TIMESTAMP(val) bfin_write16(CAN_MB23_TIMESTAMP, val)
|
|
#define pCAN_MB23_ID0 ((uint16_t volatile *)CAN_MB23_ID0) /* Mailbox 23 Identifier Low Register */
|
|
#define bfin_read_CAN_MB23_ID0() bfin_read16(CAN_MB23_ID0)
|
|
#define bfin_write_CAN_MB23_ID0(val) bfin_write16(CAN_MB23_ID0, val)
|
|
#define pCAN_MB23_ID1 ((uint16_t volatile *)CAN_MB23_ID1) /* Mailbox 23 Identifier High Register */
|
|
#define bfin_read_CAN_MB23_ID1() bfin_read16(CAN_MB23_ID1)
|
|
#define bfin_write_CAN_MB23_ID1(val) bfin_write16(CAN_MB23_ID1, val)
|
|
#define pCAN_MB24_DATA0 ((uint16_t volatile *)CAN_MB24_DATA0) /* Mailbox 24 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB24_DATA0() bfin_read16(CAN_MB24_DATA0)
|
|
#define bfin_write_CAN_MB24_DATA0(val) bfin_write16(CAN_MB24_DATA0, val)
|
|
#define pCAN_MB24_DATA1 ((uint16_t volatile *)CAN_MB24_DATA1) /* Mailbox 24 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB24_DATA1() bfin_read16(CAN_MB24_DATA1)
|
|
#define bfin_write_CAN_MB24_DATA1(val) bfin_write16(CAN_MB24_DATA1, val)
|
|
#define pCAN_MB24_DATA2 ((uint16_t volatile *)CAN_MB24_DATA2) /* Mailbox 24 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB24_DATA2() bfin_read16(CAN_MB24_DATA2)
|
|
#define bfin_write_CAN_MB24_DATA2(val) bfin_write16(CAN_MB24_DATA2, val)
|
|
#define pCAN_MB24_DATA3 ((uint16_t volatile *)CAN_MB24_DATA3) /* Mailbox 24 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB24_DATA3() bfin_read16(CAN_MB24_DATA3)
|
|
#define bfin_write_CAN_MB24_DATA3(val) bfin_write16(CAN_MB24_DATA3, val)
|
|
#define pCAN_MB24_LENGTH ((uint16_t volatile *)CAN_MB24_LENGTH) /* Mailbox 24 Data Length Code Register */
|
|
#define bfin_read_CAN_MB24_LENGTH() bfin_read16(CAN_MB24_LENGTH)
|
|
#define bfin_write_CAN_MB24_LENGTH(val) bfin_write16(CAN_MB24_LENGTH, val)
|
|
#define pCAN_MB24_TIMESTAMP ((uint16_t volatile *)CAN_MB24_TIMESTAMP) /* Mailbox 24 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB24_TIMESTAMP() bfin_read16(CAN_MB24_TIMESTAMP)
|
|
#define bfin_write_CAN_MB24_TIMESTAMP(val) bfin_write16(CAN_MB24_TIMESTAMP, val)
|
|
#define pCAN_MB24_ID0 ((uint16_t volatile *)CAN_MB24_ID0) /* Mailbox 24 Identifier Low Register */
|
|
#define bfin_read_CAN_MB24_ID0() bfin_read16(CAN_MB24_ID0)
|
|
#define bfin_write_CAN_MB24_ID0(val) bfin_write16(CAN_MB24_ID0, val)
|
|
#define pCAN_MB24_ID1 ((uint16_t volatile *)CAN_MB24_ID1) /* Mailbox 24 Identifier High Register */
|
|
#define bfin_read_CAN_MB24_ID1() bfin_read16(CAN_MB24_ID1)
|
|
#define bfin_write_CAN_MB24_ID1(val) bfin_write16(CAN_MB24_ID1, val)
|
|
#define pCAN_MB25_DATA0 ((uint16_t volatile *)CAN_MB25_DATA0) /* Mailbox 25 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB25_DATA0() bfin_read16(CAN_MB25_DATA0)
|
|
#define bfin_write_CAN_MB25_DATA0(val) bfin_write16(CAN_MB25_DATA0, val)
|
|
#define pCAN_MB25_DATA1 ((uint16_t volatile *)CAN_MB25_DATA1) /* Mailbox 25 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB25_DATA1() bfin_read16(CAN_MB25_DATA1)
|
|
#define bfin_write_CAN_MB25_DATA1(val) bfin_write16(CAN_MB25_DATA1, val)
|
|
#define pCAN_MB25_DATA2 ((uint16_t volatile *)CAN_MB25_DATA2) /* Mailbox 25 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB25_DATA2() bfin_read16(CAN_MB25_DATA2)
|
|
#define bfin_write_CAN_MB25_DATA2(val) bfin_write16(CAN_MB25_DATA2, val)
|
|
#define pCAN_MB25_DATA3 ((uint16_t volatile *)CAN_MB25_DATA3) /* Mailbox 25 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB25_DATA3() bfin_read16(CAN_MB25_DATA3)
|
|
#define bfin_write_CAN_MB25_DATA3(val) bfin_write16(CAN_MB25_DATA3, val)
|
|
#define pCAN_MB25_LENGTH ((uint16_t volatile *)CAN_MB25_LENGTH) /* Mailbox 25 Data Length Code Register */
|
|
#define bfin_read_CAN_MB25_LENGTH() bfin_read16(CAN_MB25_LENGTH)
|
|
#define bfin_write_CAN_MB25_LENGTH(val) bfin_write16(CAN_MB25_LENGTH, val)
|
|
#define pCAN_MB25_TIMESTAMP ((uint16_t volatile *)CAN_MB25_TIMESTAMP) /* Mailbox 25 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB25_TIMESTAMP() bfin_read16(CAN_MB25_TIMESTAMP)
|
|
#define bfin_write_CAN_MB25_TIMESTAMP(val) bfin_write16(CAN_MB25_TIMESTAMP, val)
|
|
#define pCAN_MB25_ID0 ((uint16_t volatile *)CAN_MB25_ID0) /* Mailbox 25 Identifier Low Register */
|
|
#define bfin_read_CAN_MB25_ID0() bfin_read16(CAN_MB25_ID0)
|
|
#define bfin_write_CAN_MB25_ID0(val) bfin_write16(CAN_MB25_ID0, val)
|
|
#define pCAN_MB25_ID1 ((uint16_t volatile *)CAN_MB25_ID1) /* Mailbox 25 Identifier High Register */
|
|
#define bfin_read_CAN_MB25_ID1() bfin_read16(CAN_MB25_ID1)
|
|
#define bfin_write_CAN_MB25_ID1(val) bfin_write16(CAN_MB25_ID1, val)
|
|
#define pCAN_MB26_DATA0 ((uint16_t volatile *)CAN_MB26_DATA0) /* Mailbox 26 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB26_DATA0() bfin_read16(CAN_MB26_DATA0)
|
|
#define bfin_write_CAN_MB26_DATA0(val) bfin_write16(CAN_MB26_DATA0, val)
|
|
#define pCAN_MB26_DATA1 ((uint16_t volatile *)CAN_MB26_DATA1) /* Mailbox 26 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB26_DATA1() bfin_read16(CAN_MB26_DATA1)
|
|
#define bfin_write_CAN_MB26_DATA1(val) bfin_write16(CAN_MB26_DATA1, val)
|
|
#define pCAN_MB26_DATA2 ((uint16_t volatile *)CAN_MB26_DATA2) /* Mailbox 26 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB26_DATA2() bfin_read16(CAN_MB26_DATA2)
|
|
#define bfin_write_CAN_MB26_DATA2(val) bfin_write16(CAN_MB26_DATA2, val)
|
|
#define pCAN_MB26_DATA3 ((uint16_t volatile *)CAN_MB26_DATA3) /* Mailbox 26 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB26_DATA3() bfin_read16(CAN_MB26_DATA3)
|
|
#define bfin_write_CAN_MB26_DATA3(val) bfin_write16(CAN_MB26_DATA3, val)
|
|
#define pCAN_MB26_LENGTH ((uint16_t volatile *)CAN_MB26_LENGTH) /* Mailbox 26 Data Length Code Register */
|
|
#define bfin_read_CAN_MB26_LENGTH() bfin_read16(CAN_MB26_LENGTH)
|
|
#define bfin_write_CAN_MB26_LENGTH(val) bfin_write16(CAN_MB26_LENGTH, val)
|
|
#define pCAN_MB26_TIMESTAMP ((uint16_t volatile *)CAN_MB26_TIMESTAMP) /* Mailbox 26 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB26_TIMESTAMP() bfin_read16(CAN_MB26_TIMESTAMP)
|
|
#define bfin_write_CAN_MB26_TIMESTAMP(val) bfin_write16(CAN_MB26_TIMESTAMP, val)
|
|
#define pCAN_MB26_ID0 ((uint16_t volatile *)CAN_MB26_ID0) /* Mailbox 26 Identifier Low Register */
|
|
#define bfin_read_CAN_MB26_ID0() bfin_read16(CAN_MB26_ID0)
|
|
#define bfin_write_CAN_MB26_ID0(val) bfin_write16(CAN_MB26_ID0, val)
|
|
#define pCAN_MB26_ID1 ((uint16_t volatile *)CAN_MB26_ID1) /* Mailbox 26 Identifier High Register */
|
|
#define bfin_read_CAN_MB26_ID1() bfin_read16(CAN_MB26_ID1)
|
|
#define bfin_write_CAN_MB26_ID1(val) bfin_write16(CAN_MB26_ID1, val)
|
|
#define pCAN_MB27_DATA0 ((uint16_t volatile *)CAN_MB27_DATA0) /* Mailbox 27 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB27_DATA0() bfin_read16(CAN_MB27_DATA0)
|
|
#define bfin_write_CAN_MB27_DATA0(val) bfin_write16(CAN_MB27_DATA0, val)
|
|
#define pCAN_MB27_DATA1 ((uint16_t volatile *)CAN_MB27_DATA1) /* Mailbox 27 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB27_DATA1() bfin_read16(CAN_MB27_DATA1)
|
|
#define bfin_write_CAN_MB27_DATA1(val) bfin_write16(CAN_MB27_DATA1, val)
|
|
#define pCAN_MB27_DATA2 ((uint16_t volatile *)CAN_MB27_DATA2) /* Mailbox 27 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB27_DATA2() bfin_read16(CAN_MB27_DATA2)
|
|
#define bfin_write_CAN_MB27_DATA2(val) bfin_write16(CAN_MB27_DATA2, val)
|
|
#define pCAN_MB27_DATA3 ((uint16_t volatile *)CAN_MB27_DATA3) /* Mailbox 27 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB27_DATA3() bfin_read16(CAN_MB27_DATA3)
|
|
#define bfin_write_CAN_MB27_DATA3(val) bfin_write16(CAN_MB27_DATA3, val)
|
|
#define pCAN_MB27_LENGTH ((uint16_t volatile *)CAN_MB27_LENGTH) /* Mailbox 27 Data Length Code Register */
|
|
#define bfin_read_CAN_MB27_LENGTH() bfin_read16(CAN_MB27_LENGTH)
|
|
#define bfin_write_CAN_MB27_LENGTH(val) bfin_write16(CAN_MB27_LENGTH, val)
|
|
#define pCAN_MB27_TIMESTAMP ((uint16_t volatile *)CAN_MB27_TIMESTAMP) /* Mailbox 27 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB27_TIMESTAMP() bfin_read16(CAN_MB27_TIMESTAMP)
|
|
#define bfin_write_CAN_MB27_TIMESTAMP(val) bfin_write16(CAN_MB27_TIMESTAMP, val)
|
|
#define pCAN_MB27_ID0 ((uint16_t volatile *)CAN_MB27_ID0) /* Mailbox 27 Identifier Low Register */
|
|
#define bfin_read_CAN_MB27_ID0() bfin_read16(CAN_MB27_ID0)
|
|
#define bfin_write_CAN_MB27_ID0(val) bfin_write16(CAN_MB27_ID0, val)
|
|
#define pCAN_MB27_ID1 ((uint16_t volatile *)CAN_MB27_ID1) /* Mailbox 27 Identifier High Register */
|
|
#define bfin_read_CAN_MB27_ID1() bfin_read16(CAN_MB27_ID1)
|
|
#define bfin_write_CAN_MB27_ID1(val) bfin_write16(CAN_MB27_ID1, val)
|
|
#define pCAN_MB28_DATA0 ((uint16_t volatile *)CAN_MB28_DATA0) /* Mailbox 28 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB28_DATA0() bfin_read16(CAN_MB28_DATA0)
|
|
#define bfin_write_CAN_MB28_DATA0(val) bfin_write16(CAN_MB28_DATA0, val)
|
|
#define pCAN_MB28_DATA1 ((uint16_t volatile *)CAN_MB28_DATA1) /* Mailbox 28 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB28_DATA1() bfin_read16(CAN_MB28_DATA1)
|
|
#define bfin_write_CAN_MB28_DATA1(val) bfin_write16(CAN_MB28_DATA1, val)
|
|
#define pCAN_MB28_DATA2 ((uint16_t volatile *)CAN_MB28_DATA2) /* Mailbox 28 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB28_DATA2() bfin_read16(CAN_MB28_DATA2)
|
|
#define bfin_write_CAN_MB28_DATA2(val) bfin_write16(CAN_MB28_DATA2, val)
|
|
#define pCAN_MB28_DATA3 ((uint16_t volatile *)CAN_MB28_DATA3) /* Mailbox 28 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB28_DATA3() bfin_read16(CAN_MB28_DATA3)
|
|
#define bfin_write_CAN_MB28_DATA3(val) bfin_write16(CAN_MB28_DATA3, val)
|
|
#define pCAN_MB28_LENGTH ((uint16_t volatile *)CAN_MB28_LENGTH) /* Mailbox 28 Data Length Code Register */
|
|
#define bfin_read_CAN_MB28_LENGTH() bfin_read16(CAN_MB28_LENGTH)
|
|
#define bfin_write_CAN_MB28_LENGTH(val) bfin_write16(CAN_MB28_LENGTH, val)
|
|
#define pCAN_MB28_TIMESTAMP ((uint16_t volatile *)CAN_MB28_TIMESTAMP) /* Mailbox 28 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB28_TIMESTAMP() bfin_read16(CAN_MB28_TIMESTAMP)
|
|
#define bfin_write_CAN_MB28_TIMESTAMP(val) bfin_write16(CAN_MB28_TIMESTAMP, val)
|
|
#define pCAN_MB28_ID0 ((uint16_t volatile *)CAN_MB28_ID0) /* Mailbox 28 Identifier Low Register */
|
|
#define bfin_read_CAN_MB28_ID0() bfin_read16(CAN_MB28_ID0)
|
|
#define bfin_write_CAN_MB28_ID0(val) bfin_write16(CAN_MB28_ID0, val)
|
|
#define pCAN_MB28_ID1 ((uint16_t volatile *)CAN_MB28_ID1) /* Mailbox 28 Identifier High Register */
|
|
#define bfin_read_CAN_MB28_ID1() bfin_read16(CAN_MB28_ID1)
|
|
#define bfin_write_CAN_MB28_ID1(val) bfin_write16(CAN_MB28_ID1, val)
|
|
#define pCAN_MB29_DATA0 ((uint16_t volatile *)CAN_MB29_DATA0) /* Mailbox 29 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB29_DATA0() bfin_read16(CAN_MB29_DATA0)
|
|
#define bfin_write_CAN_MB29_DATA0(val) bfin_write16(CAN_MB29_DATA0, val)
|
|
#define pCAN_MB29_DATA1 ((uint16_t volatile *)CAN_MB29_DATA1) /* Mailbox 29 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB29_DATA1() bfin_read16(CAN_MB29_DATA1)
|
|
#define bfin_write_CAN_MB29_DATA1(val) bfin_write16(CAN_MB29_DATA1, val)
|
|
#define pCAN_MB29_DATA2 ((uint16_t volatile *)CAN_MB29_DATA2) /* Mailbox 29 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB29_DATA2() bfin_read16(CAN_MB29_DATA2)
|
|
#define bfin_write_CAN_MB29_DATA2(val) bfin_write16(CAN_MB29_DATA2, val)
|
|
#define pCAN_MB29_DATA3 ((uint16_t volatile *)CAN_MB29_DATA3) /* Mailbox 29 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB29_DATA3() bfin_read16(CAN_MB29_DATA3)
|
|
#define bfin_write_CAN_MB29_DATA3(val) bfin_write16(CAN_MB29_DATA3, val)
|
|
#define pCAN_MB29_LENGTH ((uint16_t volatile *)CAN_MB29_LENGTH) /* Mailbox 29 Data Length Code Register */
|
|
#define bfin_read_CAN_MB29_LENGTH() bfin_read16(CAN_MB29_LENGTH)
|
|
#define bfin_write_CAN_MB29_LENGTH(val) bfin_write16(CAN_MB29_LENGTH, val)
|
|
#define pCAN_MB29_TIMESTAMP ((uint16_t volatile *)CAN_MB29_TIMESTAMP) /* Mailbox 29 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB29_TIMESTAMP() bfin_read16(CAN_MB29_TIMESTAMP)
|
|
#define bfin_write_CAN_MB29_TIMESTAMP(val) bfin_write16(CAN_MB29_TIMESTAMP, val)
|
|
#define pCAN_MB29_ID0 ((uint16_t volatile *)CAN_MB29_ID0) /* Mailbox 29 Identifier Low Register */
|
|
#define bfin_read_CAN_MB29_ID0() bfin_read16(CAN_MB29_ID0)
|
|
#define bfin_write_CAN_MB29_ID0(val) bfin_write16(CAN_MB29_ID0, val)
|
|
#define pCAN_MB29_ID1 ((uint16_t volatile *)CAN_MB29_ID1) /* Mailbox 29 Identifier High Register */
|
|
#define bfin_read_CAN_MB29_ID1() bfin_read16(CAN_MB29_ID1)
|
|
#define bfin_write_CAN_MB29_ID1(val) bfin_write16(CAN_MB29_ID1, val)
|
|
#define pCAN_MB30_DATA0 ((uint16_t volatile *)CAN_MB30_DATA0) /* Mailbox 30 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB30_DATA0() bfin_read16(CAN_MB30_DATA0)
|
|
#define bfin_write_CAN_MB30_DATA0(val) bfin_write16(CAN_MB30_DATA0, val)
|
|
#define pCAN_MB30_DATA1 ((uint16_t volatile *)CAN_MB30_DATA1) /* Mailbox 30 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB30_DATA1() bfin_read16(CAN_MB30_DATA1)
|
|
#define bfin_write_CAN_MB30_DATA1(val) bfin_write16(CAN_MB30_DATA1, val)
|
|
#define pCAN_MB30_DATA2 ((uint16_t volatile *)CAN_MB30_DATA2) /* Mailbox 30 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB30_DATA2() bfin_read16(CAN_MB30_DATA2)
|
|
#define bfin_write_CAN_MB30_DATA2(val) bfin_write16(CAN_MB30_DATA2, val)
|
|
#define pCAN_MB30_DATA3 ((uint16_t volatile *)CAN_MB30_DATA3) /* Mailbox 30 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB30_DATA3() bfin_read16(CAN_MB30_DATA3)
|
|
#define bfin_write_CAN_MB30_DATA3(val) bfin_write16(CAN_MB30_DATA3, val)
|
|
#define pCAN_MB30_LENGTH ((uint16_t volatile *)CAN_MB30_LENGTH) /* Mailbox 30 Data Length Code Register */
|
|
#define bfin_read_CAN_MB30_LENGTH() bfin_read16(CAN_MB30_LENGTH)
|
|
#define bfin_write_CAN_MB30_LENGTH(val) bfin_write16(CAN_MB30_LENGTH, val)
|
|
#define pCAN_MB30_TIMESTAMP ((uint16_t volatile *)CAN_MB30_TIMESTAMP) /* Mailbox 30 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB30_TIMESTAMP() bfin_read16(CAN_MB30_TIMESTAMP)
|
|
#define bfin_write_CAN_MB30_TIMESTAMP(val) bfin_write16(CAN_MB30_TIMESTAMP, val)
|
|
#define pCAN_MB30_ID0 ((uint16_t volatile *)CAN_MB30_ID0) /* Mailbox 30 Identifier Low Register */
|
|
#define bfin_read_CAN_MB30_ID0() bfin_read16(CAN_MB30_ID0)
|
|
#define bfin_write_CAN_MB30_ID0(val) bfin_write16(CAN_MB30_ID0, val)
|
|
#define pCAN_MB30_ID1 ((uint16_t volatile *)CAN_MB30_ID1) /* Mailbox 30 Identifier High Register */
|
|
#define bfin_read_CAN_MB30_ID1() bfin_read16(CAN_MB30_ID1)
|
|
#define bfin_write_CAN_MB30_ID1(val) bfin_write16(CAN_MB30_ID1, val)
|
|
#define pCAN_MB31_DATA0 ((uint16_t volatile *)CAN_MB31_DATA0) /* Mailbox 31 Data Word 0 [15:0] Register */
|
|
#define bfin_read_CAN_MB31_DATA0() bfin_read16(CAN_MB31_DATA0)
|
|
#define bfin_write_CAN_MB31_DATA0(val) bfin_write16(CAN_MB31_DATA0, val)
|
|
#define pCAN_MB31_DATA1 ((uint16_t volatile *)CAN_MB31_DATA1) /* Mailbox 31 Data Word 1 [31:16] Register */
|
|
#define bfin_read_CAN_MB31_DATA1() bfin_read16(CAN_MB31_DATA1)
|
|
#define bfin_write_CAN_MB31_DATA1(val) bfin_write16(CAN_MB31_DATA1, val)
|
|
#define pCAN_MB31_DATA2 ((uint16_t volatile *)CAN_MB31_DATA2) /* Mailbox 31 Data Word 2 [47:32] Register */
|
|
#define bfin_read_CAN_MB31_DATA2() bfin_read16(CAN_MB31_DATA2)
|
|
#define bfin_write_CAN_MB31_DATA2(val) bfin_write16(CAN_MB31_DATA2, val)
|
|
#define pCAN_MB31_DATA3 ((uint16_t volatile *)CAN_MB31_DATA3) /* Mailbox 31 Data Word 3 [63:48] Register */
|
|
#define bfin_read_CAN_MB31_DATA3() bfin_read16(CAN_MB31_DATA3)
|
|
#define bfin_write_CAN_MB31_DATA3(val) bfin_write16(CAN_MB31_DATA3, val)
|
|
#define pCAN_MB31_LENGTH ((uint16_t volatile *)CAN_MB31_LENGTH) /* Mailbox 31 Data Length Code Register */
|
|
#define bfin_read_CAN_MB31_LENGTH() bfin_read16(CAN_MB31_LENGTH)
|
|
#define bfin_write_CAN_MB31_LENGTH(val) bfin_write16(CAN_MB31_LENGTH, val)
|
|
#define pCAN_MB31_TIMESTAMP ((uint16_t volatile *)CAN_MB31_TIMESTAMP) /* Mailbox 31 Time Stamp Value Register */
|
|
#define bfin_read_CAN_MB31_TIMESTAMP() bfin_read16(CAN_MB31_TIMESTAMP)
|
|
#define bfin_write_CAN_MB31_TIMESTAMP(val) bfin_write16(CAN_MB31_TIMESTAMP, val)
|
|
#define pCAN_MB31_ID0 ((uint16_t volatile *)CAN_MB31_ID0) /* Mailbox 31 Identifier Low Register */
|
|
#define bfin_read_CAN_MB31_ID0() bfin_read16(CAN_MB31_ID0)
|
|
#define bfin_write_CAN_MB31_ID0(val) bfin_write16(CAN_MB31_ID0, val)
|
|
#define pCAN_MB31_ID1 ((uint16_t volatile *)CAN_MB31_ID1) /* Mailbox 31 Identifier High Register */
|
|
#define bfin_read_CAN_MB31_ID1() bfin_read16(CAN_MB31_ID1)
|
|
#define bfin_write_CAN_MB31_ID1(val) bfin_write16(CAN_MB31_ID1, val)
|
|
#define pPORTF_FER ((uint16_t volatile *)PORTF_FER) /* Port F Function Enable Register (Alternate/Flag*) */
|
|
#define bfin_read_PORTF_FER() bfin_read16(PORTF_FER)
|
|
#define bfin_write_PORTF_FER(val) bfin_write16(PORTF_FER, val)
|
|
#define pPORTG_FER ((uint16_t volatile *)PORTG_FER) /* Port G Function Enable Register (Alternate/Flag*) */
|
|
#define bfin_read_PORTG_FER() bfin_read16(PORTG_FER)
|
|
#define bfin_write_PORTG_FER(val) bfin_write16(PORTG_FER, val)
|
|
#define pPORTH_FER ((uint16_t volatile *)PORTH_FER) /* Port H Function Enable Register (Alternate/Flag*) */
|
|
#define bfin_read_PORTH_FER() bfin_read16(PORTH_FER)
|
|
#define bfin_write_PORTH_FER(val) bfin_write16(PORTH_FER, val)
|
|
#define pPORT_MUX ((uint16_t volatile *)PORT_MUX) /* Port Multiplexer Control Register */
|
|
#define bfin_read_PORT_MUX() bfin_read16(PORT_MUX)
|
|
#define bfin_write_PORT_MUX(val) bfin_write16(PORT_MUX, val)
|
|
#define pHMDMA0_CONTROL ((uint16_t volatile *)HMDMA0_CONTROL) /* Handshake MDMA0 Control Register */
|
|
#define bfin_read_HMDMA0_CONTROL() bfin_read16(HMDMA0_CONTROL)
|
|
#define bfin_write_HMDMA0_CONTROL(val) bfin_write16(HMDMA0_CONTROL, val)
|
|
#define pHMDMA0_ECINIT ((uint16_t volatile *)HMDMA0_ECINIT) /* HMDMA0 Initial Edge Count Register */
|
|
#define bfin_read_HMDMA0_ECINIT() bfin_read16(HMDMA0_ECINIT)
|
|
#define bfin_write_HMDMA0_ECINIT(val) bfin_write16(HMDMA0_ECINIT, val)
|
|
#define pHMDMA0_BCINIT ((uint16_t volatile *)HMDMA0_BCINIT) /* HMDMA0 Initial Block Count Register */
|
|
#define bfin_read_HMDMA0_BCINIT() bfin_read16(HMDMA0_BCINIT)
|
|
#define bfin_write_HMDMA0_BCINIT(val) bfin_write16(HMDMA0_BCINIT, val)
|
|
#define pHMDMA0_ECURGENT ((uint16_t volatile *)HMDMA0_ECURGENT) /* HMDMA0 Urgent Edge Count Threshhold Register */
|
|
#define bfin_read_HMDMA0_ECURGENT() bfin_read16(HMDMA0_ECURGENT)
|
|
#define bfin_write_HMDMA0_ECURGENT(val) bfin_write16(HMDMA0_ECURGENT, val)
|
|
#define pHMDMA0_ECOVERFLOW ((uint16_t volatile *)HMDMA0_ECOVERFLOW) /* HMDMA0 Edge Count Overflow Interrupt Register */
|
|
#define bfin_read_HMDMA0_ECOVERFLOW() bfin_read16(HMDMA0_ECOVERFLOW)
|
|
#define bfin_write_HMDMA0_ECOVERFLOW(val) bfin_write16(HMDMA0_ECOVERFLOW, val)
|
|
#define pHMDMA0_ECOUNT ((uint16_t volatile *)HMDMA0_ECOUNT) /* HMDMA0 Current Edge Count Register */
|
|
#define bfin_read_HMDMA0_ECOUNT() bfin_read16(HMDMA0_ECOUNT)
|
|
#define bfin_write_HMDMA0_ECOUNT(val) bfin_write16(HMDMA0_ECOUNT, val)
|
|
#define pHMDMA0_BCOUNT ((uint16_t volatile *)HMDMA0_BCOUNT) /* HMDMA0 Current Block Count Register */
|
|
#define bfin_read_HMDMA0_BCOUNT() bfin_read16(HMDMA0_BCOUNT)
|
|
#define bfin_write_HMDMA0_BCOUNT(val) bfin_write16(HMDMA0_BCOUNT, val)
|
|
#define pHMDMA1_CONTROL ((uint16_t volatile *)HMDMA1_CONTROL) /* Handshake MDMA1 Control Register */
|
|
#define bfin_read_HMDMA1_CONTROL() bfin_read16(HMDMA1_CONTROL)
|
|
#define bfin_write_HMDMA1_CONTROL(val) bfin_write16(HMDMA1_CONTROL, val)
|
|
#define pHMDMA1_ECINIT ((uint16_t volatile *)HMDMA1_ECINIT) /* HMDMA1 Initial Edge Count Register */
|
|
#define bfin_read_HMDMA1_ECINIT() bfin_read16(HMDMA1_ECINIT)
|
|
#define bfin_write_HMDMA1_ECINIT(val) bfin_write16(HMDMA1_ECINIT, val)
|
|
#define pHMDMA1_BCINIT ((uint16_t volatile *)HMDMA1_BCINIT) /* HMDMA1 Initial Block Count Register */
|
|
#define bfin_read_HMDMA1_BCINIT() bfin_read16(HMDMA1_BCINIT)
|
|
#define bfin_write_HMDMA1_BCINIT(val) bfin_write16(HMDMA1_BCINIT, val)
|
|
#define pHMDMA1_ECURGENT ((uint16_t volatile *)HMDMA1_ECURGENT) /* HMDMA1 Urgent Edge Count Threshhold Register */
|
|
#define bfin_read_HMDMA1_ECURGENT() bfin_read16(HMDMA1_ECURGENT)
|
|
#define bfin_write_HMDMA1_ECURGENT(val) bfin_write16(HMDMA1_ECURGENT, val)
|
|
#define pHMDMA1_ECOVERFLOW ((uint16_t volatile *)HMDMA1_ECOVERFLOW) /* HMDMA1 Edge Count Overflow Interrupt Register */
|
|
#define bfin_read_HMDMA1_ECOVERFLOW() bfin_read16(HMDMA1_ECOVERFLOW)
|
|
#define bfin_write_HMDMA1_ECOVERFLOW(val) bfin_write16(HMDMA1_ECOVERFLOW, val)
|
|
#define pHMDMA1_ECOUNT ((uint16_t volatile *)HMDMA1_ECOUNT) /* HMDMA1 Current Edge Count Register */
|
|
#define bfin_read_HMDMA1_ECOUNT() bfin_read16(HMDMA1_ECOUNT)
|
|
#define bfin_write_HMDMA1_ECOUNT(val) bfin_write16(HMDMA1_ECOUNT, val)
|
|
#define pHMDMA1_BCOUNT ((uint16_t volatile *)HMDMA1_BCOUNT) /* HMDMA1 Current Block Count Register */
|
|
#define bfin_read_HMDMA1_BCOUNT() bfin_read16(HMDMA1_BCOUNT)
|
|
#define bfin_write_HMDMA1_BCOUNT(val) bfin_write16(HMDMA1_BCOUNT, val)
|
|
#define pSRAM_BASE_ADDR ((void * volatile *)SRAM_BASE_ADDR) /* SRAM Base Address (Read Only) */
|
|
#define bfin_read_SRAM_BASE_ADDR() bfin_readPTR(SRAM_BASE_ADDR)
|
|
#define bfin_write_SRAM_BASE_ADDR(val) bfin_writePTR(SRAM_BASE_ADDR, val)
|
|
#define pDMEM_CONTROL ((uint32_t volatile *)DMEM_CONTROL) /* Data memory control */
|
|
#define bfin_read_DMEM_CONTROL() bfin_read32(DMEM_CONTROL)
|
|
#define bfin_write_DMEM_CONTROL(val) bfin_write32(DMEM_CONTROL, val)
|
|
#define pDCPLB_STATUS ((uint32_t volatile *)DCPLB_STATUS) /* L1 Data Memory Controller Register */
|
|
#define bfin_read_DCPLB_STATUS() bfin_read32(DCPLB_STATUS)
|
|
#define bfin_write_DCPLB_STATUS(val) bfin_write32(DCPLB_STATUS, val)
|
|
#define pDCPLB_FAULT_ADDR ((void * volatile *)DCPLB_FAULT_ADDR)
|
|
#define bfin_read_DCPLB_FAULT_ADDR() bfin_readPTR(DCPLB_FAULT_ADDR)
|
|
#define bfin_write_DCPLB_FAULT_ADDR(val) bfin_writePTR(DCPLB_FAULT_ADDR, val)
|
|
#define pDCPLB_ADDR0 ((void * volatile *)DCPLB_ADDR0) /* Data Cache Protection Lookaside Buffer 0 */
|
|
#define bfin_read_DCPLB_ADDR0() bfin_readPTR(DCPLB_ADDR0)
|
|
#define bfin_write_DCPLB_ADDR0(val) bfin_writePTR(DCPLB_ADDR0, val)
|
|
#define pDCPLB_ADDR1 ((void * volatile *)DCPLB_ADDR1) /* Data Cache Protection Lookaside Buffer 1 */
|
|
#define bfin_read_DCPLB_ADDR1() bfin_readPTR(DCPLB_ADDR1)
|
|
#define bfin_write_DCPLB_ADDR1(val) bfin_writePTR(DCPLB_ADDR1, val)
|
|
#define pDCPLB_ADDR2 ((void * volatile *)DCPLB_ADDR2) /* Data Cache Protection Lookaside Buffer 2 */
|
|
#define bfin_read_DCPLB_ADDR2() bfin_readPTR(DCPLB_ADDR2)
|
|
#define bfin_write_DCPLB_ADDR2(val) bfin_writePTR(DCPLB_ADDR2, val)
|
|
#define pDCPLB_ADDR3 ((void * volatile *)DCPLB_ADDR3) /* Data Cache Protection Lookaside Buffer 3 */
|
|
#define bfin_read_DCPLB_ADDR3() bfin_readPTR(DCPLB_ADDR3)
|
|
#define bfin_write_DCPLB_ADDR3(val) bfin_writePTR(DCPLB_ADDR3, val)
|
|
#define pDCPLB_ADDR4 ((void * volatile *)DCPLB_ADDR4) /* Data Cache Protection Lookaside Buffer 4 */
|
|
#define bfin_read_DCPLB_ADDR4() bfin_readPTR(DCPLB_ADDR4)
|
|
#define bfin_write_DCPLB_ADDR4(val) bfin_writePTR(DCPLB_ADDR4, val)
|
|
#define pDCPLB_ADDR5 ((void * volatile *)DCPLB_ADDR5) /* Data Cache Protection Lookaside Buffer 5 */
|
|
#define bfin_read_DCPLB_ADDR5() bfin_readPTR(DCPLB_ADDR5)
|
|
#define bfin_write_DCPLB_ADDR5(val) bfin_writePTR(DCPLB_ADDR5, val)
|
|
#define pDCPLB_ADDR6 ((void * volatile *)DCPLB_ADDR6) /* Data Cache Protection Lookaside Buffer 6 */
|
|
#define bfin_read_DCPLB_ADDR6() bfin_readPTR(DCPLB_ADDR6)
|
|
#define bfin_write_DCPLB_ADDR6(val) bfin_writePTR(DCPLB_ADDR6, val)
|
|
#define pDCPLB_ADDR7 ((void * volatile *)DCPLB_ADDR7) /* Data Cache Protection Lookaside Buffer 7 */
|
|
#define bfin_read_DCPLB_ADDR7() bfin_readPTR(DCPLB_ADDR7)
|
|
#define bfin_write_DCPLB_ADDR7(val) bfin_writePTR(DCPLB_ADDR7, val)
|
|
#define pDCPLB_ADDR8 ((void * volatile *)DCPLB_ADDR8) /* Data Cache Protection Lookaside Buffer 8 */
|
|
#define bfin_read_DCPLB_ADDR8() bfin_readPTR(DCPLB_ADDR8)
|
|
#define bfin_write_DCPLB_ADDR8(val) bfin_writePTR(DCPLB_ADDR8, val)
|
|
#define pDCPLB_ADDR9 ((void * volatile *)DCPLB_ADDR9) /* Data Cache Protection Lookaside Buffer 9 */
|
|
#define bfin_read_DCPLB_ADDR9() bfin_readPTR(DCPLB_ADDR9)
|
|
#define bfin_write_DCPLB_ADDR9(val) bfin_writePTR(DCPLB_ADDR9, val)
|
|
#define pDCPLB_ADDR10 ((void * volatile *)DCPLB_ADDR10) /* Data Cache Protection Lookaside Buffer 10 */
|
|
#define bfin_read_DCPLB_ADDR10() bfin_readPTR(DCPLB_ADDR10)
|
|
#define bfin_write_DCPLB_ADDR10(val) bfin_writePTR(DCPLB_ADDR10, val)
|
|
#define pDCPLB_ADDR11 ((void * volatile *)DCPLB_ADDR11) /* Data Cache Protection Lookaside Buffer 11 */
|
|
#define bfin_read_DCPLB_ADDR11() bfin_readPTR(DCPLB_ADDR11)
|
|
#define bfin_write_DCPLB_ADDR11(val) bfin_writePTR(DCPLB_ADDR11, val)
|
|
#define pDCPLB_ADDR12 ((void * volatile *)DCPLB_ADDR12) /* Data Cache Protection Lookaside Buffer 12 */
|
|
#define bfin_read_DCPLB_ADDR12() bfin_readPTR(DCPLB_ADDR12)
|
|
#define bfin_write_DCPLB_ADDR12(val) bfin_writePTR(DCPLB_ADDR12, val)
|
|
#define pDCPLB_ADDR13 ((void * volatile *)DCPLB_ADDR13) /* Data Cache Protection Lookaside Buffer 13 */
|
|
#define bfin_read_DCPLB_ADDR13() bfin_readPTR(DCPLB_ADDR13)
|
|
#define bfin_write_DCPLB_ADDR13(val) bfin_writePTR(DCPLB_ADDR13, val)
|
|
#define pDCPLB_ADDR14 ((void * volatile *)DCPLB_ADDR14) /* Data Cache Protection Lookaside Buffer 14 */
|
|
#define bfin_read_DCPLB_ADDR14() bfin_readPTR(DCPLB_ADDR14)
|
|
#define bfin_write_DCPLB_ADDR14(val) bfin_writePTR(DCPLB_ADDR14, val)
|
|
#define pDCPLB_ADDR15 ((void * volatile *)DCPLB_ADDR15) /* Data Cache Protection Lookaside Buffer 15 */
|
|
#define bfin_read_DCPLB_ADDR15() bfin_readPTR(DCPLB_ADDR15)
|
|
#define bfin_write_DCPLB_ADDR15(val) bfin_writePTR(DCPLB_ADDR15, val)
|
|
#define pDCPLB_DATA0 ((uint32_t volatile *)DCPLB_DATA0) /* Data Cache 0 Status */
|
|
#define bfin_read_DCPLB_DATA0() bfin_read32(DCPLB_DATA0)
|
|
#define bfin_write_DCPLB_DATA0(val) bfin_write32(DCPLB_DATA0, val)
|
|
#define pDCPLB_DATA1 ((uint32_t volatile *)DCPLB_DATA1) /* Data Cache 1 Status */
|
|
#define bfin_read_DCPLB_DATA1() bfin_read32(DCPLB_DATA1)
|
|
#define bfin_write_DCPLB_DATA1(val) bfin_write32(DCPLB_DATA1, val)
|
|
#define pDCPLB_DATA2 ((uint32_t volatile *)DCPLB_DATA2) /* Data Cache 2 Status */
|
|
#define bfin_read_DCPLB_DATA2() bfin_read32(DCPLB_DATA2)
|
|
#define bfin_write_DCPLB_DATA2(val) bfin_write32(DCPLB_DATA2, val)
|
|
#define pDCPLB_DATA3 ((uint32_t volatile *)DCPLB_DATA3) /* Data Cache 3 Status */
|
|
#define bfin_read_DCPLB_DATA3() bfin_read32(DCPLB_DATA3)
|
|
#define bfin_write_DCPLB_DATA3(val) bfin_write32(DCPLB_DATA3, val)
|
|
#define pDCPLB_DATA4 ((uint32_t volatile *)DCPLB_DATA4) /* Data Cache 4 Status */
|
|
#define bfin_read_DCPLB_DATA4() bfin_read32(DCPLB_DATA4)
|
|
#define bfin_write_DCPLB_DATA4(val) bfin_write32(DCPLB_DATA4, val)
|
|
#define pDCPLB_DATA5 ((uint32_t volatile *)DCPLB_DATA5) /* Data Cache 5 Status */
|
|
#define bfin_read_DCPLB_DATA5() bfin_read32(DCPLB_DATA5)
|
|
#define bfin_write_DCPLB_DATA5(val) bfin_write32(DCPLB_DATA5, val)
|
|
#define pDCPLB_DATA6 ((uint32_t volatile *)DCPLB_DATA6) /* Data Cache 6 Status */
|
|
#define bfin_read_DCPLB_DATA6() bfin_read32(DCPLB_DATA6)
|
|
#define bfin_write_DCPLB_DATA6(val) bfin_write32(DCPLB_DATA6, val)
|
|
#define pDCPLB_DATA7 ((uint32_t volatile *)DCPLB_DATA7) /* Data Cache 7 Status */
|
|
#define bfin_read_DCPLB_DATA7() bfin_read32(DCPLB_DATA7)
|
|
#define bfin_write_DCPLB_DATA7(val) bfin_write32(DCPLB_DATA7, val)
|
|
#define pDCPLB_DATA8 ((uint32_t volatile *)DCPLB_DATA8) /* Data Cache 8 Status */
|
|
#define bfin_read_DCPLB_DATA8() bfin_read32(DCPLB_DATA8)
|
|
#define bfin_write_DCPLB_DATA8(val) bfin_write32(DCPLB_DATA8, val)
|
|
#define pDCPLB_DATA9 ((uint32_t volatile *)DCPLB_DATA9) /* Data Cache 9 Status */
|
|
#define bfin_read_DCPLB_DATA9() bfin_read32(DCPLB_DATA9)
|
|
#define bfin_write_DCPLB_DATA9(val) bfin_write32(DCPLB_DATA9, val)
|
|
#define pDCPLB_DATA10 ((uint32_t volatile *)DCPLB_DATA10) /* Data Cache 10 Status */
|
|
#define bfin_read_DCPLB_DATA10() bfin_read32(DCPLB_DATA10)
|
|
#define bfin_write_DCPLB_DATA10(val) bfin_write32(DCPLB_DATA10, val)
|
|
#define pDCPLB_DATA11 ((uint32_t volatile *)DCPLB_DATA11) /* Data Cache 11 Status */
|
|
#define bfin_read_DCPLB_DATA11() bfin_read32(DCPLB_DATA11)
|
|
#define bfin_write_DCPLB_DATA11(val) bfin_write32(DCPLB_DATA11, val)
|
|
#define pDCPLB_DATA12 ((uint32_t volatile *)DCPLB_DATA12) /* Data Cache 12 Status */
|
|
#define bfin_read_DCPLB_DATA12() bfin_read32(DCPLB_DATA12)
|
|
#define bfin_write_DCPLB_DATA12(val) bfin_write32(DCPLB_DATA12, val)
|
|
#define pDCPLB_DATA13 ((uint32_t volatile *)DCPLB_DATA13) /* Data Cache 13 Status */
|
|
#define bfin_read_DCPLB_DATA13() bfin_read32(DCPLB_DATA13)
|
|
#define bfin_write_DCPLB_DATA13(val) bfin_write32(DCPLB_DATA13, val)
|
|
#define pDCPLB_DATA14 ((uint32_t volatile *)DCPLB_DATA14) /* Data Cache 14 Status */
|
|
#define bfin_read_DCPLB_DATA14() bfin_read32(DCPLB_DATA14)
|
|
#define bfin_write_DCPLB_DATA14(val) bfin_write32(DCPLB_DATA14, val)
|
|
#define pDCPLB_DATA15 ((uint32_t volatile *)DCPLB_DATA15) /* Data Cache 15 Status */
|
|
#define bfin_read_DCPLB_DATA15() bfin_read32(DCPLB_DATA15)
|
|
#define bfin_write_DCPLB_DATA15(val) bfin_write32(DCPLB_DATA15, val)
|
|
#define pDTEST_COMMAND ((uint32_t volatile *)DTEST_COMMAND) /* Data Test Command Register */
|
|
#define bfin_read_DTEST_COMMAND() bfin_read32(DTEST_COMMAND)
|
|
#define bfin_write_DTEST_COMMAND(val) bfin_write32(DTEST_COMMAND, val)
|
|
#define pDTEST_DATA0 ((uint32_t volatile *)DTEST_DATA0) /* Data Test Data Register */
|
|
#define bfin_read_DTEST_DATA0() bfin_read32(DTEST_DATA0)
|
|
#define bfin_write_DTEST_DATA0(val) bfin_write32(DTEST_DATA0, val)
|
|
#define pDTEST_DATA1 ((uint32_t volatile *)DTEST_DATA1) /* Data Test Data Register */
|
|
#define bfin_read_DTEST_DATA1() bfin_read32(DTEST_DATA1)
|
|
#define bfin_write_DTEST_DATA1(val) bfin_write32(DTEST_DATA1, val)
|
|
#define pIMEM_CONTROL ((uint32_t volatile *)IMEM_CONTROL) /* Instruction Memory Control */
|
|
#define bfin_read_IMEM_CONTROL() bfin_read32(IMEM_CONTROL)
|
|
#define bfin_write_IMEM_CONTROL(val) bfin_write32(IMEM_CONTROL, val)
|
|
#define pICPLB_STATUS ((uint32_t volatile *)ICPLB_STATUS)
|
|
#define bfin_read_ICPLB_STATUS() bfin_read32(ICPLB_STATUS)
|
|
#define bfin_write_ICPLB_STATUS(val) bfin_write32(ICPLB_STATUS, val)
|
|
#define pICPLB_FAULT_ADDR ((void * volatile *)ICPLB_FAULT_ADDR)
|
|
#define bfin_read_ICPLB_FAULT_ADDR() bfin_readPTR(ICPLB_FAULT_ADDR)
|
|
#define bfin_write_ICPLB_FAULT_ADDR(val) bfin_writePTR(ICPLB_FAULT_ADDR, val)
|
|
#define pICPLB_ADDR0 ((void * volatile *)ICPLB_ADDR0) /* Instruction Cacheability Protection Lookaside Buffer 0 */
|
|
#define bfin_read_ICPLB_ADDR0() bfin_readPTR(ICPLB_ADDR0)
|
|
#define bfin_write_ICPLB_ADDR0(val) bfin_writePTR(ICPLB_ADDR0, val)
|
|
#define pICPLB_ADDR1 ((void * volatile *)ICPLB_ADDR1) /* Instruction Cacheability Protection Lookaside Buffer 1 */
|
|
#define bfin_read_ICPLB_ADDR1() bfin_readPTR(ICPLB_ADDR1)
|
|
#define bfin_write_ICPLB_ADDR1(val) bfin_writePTR(ICPLB_ADDR1, val)
|
|
#define pICPLB_ADDR2 ((void * volatile *)ICPLB_ADDR2) /* Instruction Cacheability Protection Lookaside Buffer 2 */
|
|
#define bfin_read_ICPLB_ADDR2() bfin_readPTR(ICPLB_ADDR2)
|
|
#define bfin_write_ICPLB_ADDR2(val) bfin_writePTR(ICPLB_ADDR2, val)
|
|
#define pICPLB_ADDR3 ((void * volatile *)ICPLB_ADDR3) /* Instruction Cacheability Protection Lookaside Buffer 3 */
|
|
#define bfin_read_ICPLB_ADDR3() bfin_readPTR(ICPLB_ADDR3)
|
|
#define bfin_write_ICPLB_ADDR3(val) bfin_writePTR(ICPLB_ADDR3, val)
|
|
#define pICPLB_ADDR4 ((void * volatile *)ICPLB_ADDR4) /* Instruction Cacheability Protection Lookaside Buffer 4 */
|
|
#define bfin_read_ICPLB_ADDR4() bfin_readPTR(ICPLB_ADDR4)
|
|
#define bfin_write_ICPLB_ADDR4(val) bfin_writePTR(ICPLB_ADDR4, val)
|
|
#define pICPLB_ADDR5 ((void * volatile *)ICPLB_ADDR5) /* Instruction Cacheability Protection Lookaside Buffer 5 */
|
|
#define bfin_read_ICPLB_ADDR5() bfin_readPTR(ICPLB_ADDR5)
|
|
#define bfin_write_ICPLB_ADDR5(val) bfin_writePTR(ICPLB_ADDR5, val)
|
|
#define pICPLB_ADDR6 ((void * volatile *)ICPLB_ADDR6) /* Instruction Cacheability Protection Lookaside Buffer 6 */
|
|
#define bfin_read_ICPLB_ADDR6() bfin_readPTR(ICPLB_ADDR6)
|
|
#define bfin_write_ICPLB_ADDR6(val) bfin_writePTR(ICPLB_ADDR6, val)
|
|
#define pICPLB_ADDR7 ((void * volatile *)ICPLB_ADDR7) /* Instruction Cacheability Protection Lookaside Buffer 7 */
|
|
#define bfin_read_ICPLB_ADDR7() bfin_readPTR(ICPLB_ADDR7)
|
|
#define bfin_write_ICPLB_ADDR7(val) bfin_writePTR(ICPLB_ADDR7, val)
|
|
#define pICPLB_ADDR8 ((void * volatile *)ICPLB_ADDR8) /* Instruction Cacheability Protection Lookaside Buffer 8 */
|
|
#define bfin_read_ICPLB_ADDR8() bfin_readPTR(ICPLB_ADDR8)
|
|
#define bfin_write_ICPLB_ADDR8(val) bfin_writePTR(ICPLB_ADDR8, val)
|
|
#define pICPLB_ADDR9 ((void * volatile *)ICPLB_ADDR9) /* Instruction Cacheability Protection Lookaside Buffer 9 */
|
|
#define bfin_read_ICPLB_ADDR9() bfin_readPTR(ICPLB_ADDR9)
|
|
#define bfin_write_ICPLB_ADDR9(val) bfin_writePTR(ICPLB_ADDR9, val)
|
|
#define pICPLB_ADDR10 ((void * volatile *)ICPLB_ADDR10) /* Instruction Cacheability Protection Lookaside Buffer 10 */
|
|
#define bfin_read_ICPLB_ADDR10() bfin_readPTR(ICPLB_ADDR10)
|
|
#define bfin_write_ICPLB_ADDR10(val) bfin_writePTR(ICPLB_ADDR10, val)
|
|
#define pICPLB_ADDR11 ((void * volatile *)ICPLB_ADDR11) /* Instruction Cacheability Protection Lookaside Buffer 11 */
|
|
#define bfin_read_ICPLB_ADDR11() bfin_readPTR(ICPLB_ADDR11)
|
|
#define bfin_write_ICPLB_ADDR11(val) bfin_writePTR(ICPLB_ADDR11, val)
|
|
#define pICPLB_ADDR12 ((void * volatile *)ICPLB_ADDR12) /* Instruction Cacheability Protection Lookaside Buffer 12 */
|
|
#define bfin_read_ICPLB_ADDR12() bfin_readPTR(ICPLB_ADDR12)
|
|
#define bfin_write_ICPLB_ADDR12(val) bfin_writePTR(ICPLB_ADDR12, val)
|
|
#define pICPLB_ADDR13 ((void * volatile *)ICPLB_ADDR13) /* Instruction Cacheability Protection Lookaside Buffer 13 */
|
|
#define bfin_read_ICPLB_ADDR13() bfin_readPTR(ICPLB_ADDR13)
|
|
#define bfin_write_ICPLB_ADDR13(val) bfin_writePTR(ICPLB_ADDR13, val)
|
|
#define pICPLB_ADDR14 ((void * volatile *)ICPLB_ADDR14) /* Instruction Cacheability Protection Lookaside Buffer 14 */
|
|
#define bfin_read_ICPLB_ADDR14() bfin_readPTR(ICPLB_ADDR14)
|
|
#define bfin_write_ICPLB_ADDR14(val) bfin_writePTR(ICPLB_ADDR14, val)
|
|
#define pICPLB_ADDR15 ((void * volatile *)ICPLB_ADDR15) /* Instruction Cacheability Protection Lookaside Buffer 15 */
|
|
#define bfin_read_ICPLB_ADDR15() bfin_readPTR(ICPLB_ADDR15)
|
|
#define bfin_write_ICPLB_ADDR15(val) bfin_writePTR(ICPLB_ADDR15, val)
|
|
#define pICPLB_DATA0 ((uint32_t volatile *)ICPLB_DATA0) /* Instruction Cache 0 Status */
|
|
#define bfin_read_ICPLB_DATA0() bfin_read32(ICPLB_DATA0)
|
|
#define bfin_write_ICPLB_DATA0(val) bfin_write32(ICPLB_DATA0, val)
|
|
#define pICPLB_DATA1 ((uint32_t volatile *)ICPLB_DATA1) /* Instruction Cache 1 Status */
|
|
#define bfin_read_ICPLB_DATA1() bfin_read32(ICPLB_DATA1)
|
|
#define bfin_write_ICPLB_DATA1(val) bfin_write32(ICPLB_DATA1, val)
|
|
#define pICPLB_DATA2 ((uint32_t volatile *)ICPLB_DATA2) /* Instruction Cache 2 Status */
|
|
#define bfin_read_ICPLB_DATA2() bfin_read32(ICPLB_DATA2)
|
|
#define bfin_write_ICPLB_DATA2(val) bfin_write32(ICPLB_DATA2, val)
|
|
#define pICPLB_DATA3 ((uint32_t volatile *)ICPLB_DATA3) /* Instruction Cache 3 Status */
|
|
#define bfin_read_ICPLB_DATA3() bfin_read32(ICPLB_DATA3)
|
|
#define bfin_write_ICPLB_DATA3(val) bfin_write32(ICPLB_DATA3, val)
|
|
#define pICPLB_DATA4 ((uint32_t volatile *)ICPLB_DATA4) /* Instruction Cache 4 Status */
|
|
#define bfin_read_ICPLB_DATA4() bfin_read32(ICPLB_DATA4)
|
|
#define bfin_write_ICPLB_DATA4(val) bfin_write32(ICPLB_DATA4, val)
|
|
#define pICPLB_DATA5 ((uint32_t volatile *)ICPLB_DATA5) /* Instruction Cache 5 Status */
|
|
#define bfin_read_ICPLB_DATA5() bfin_read32(ICPLB_DATA5)
|
|
#define bfin_write_ICPLB_DATA5(val) bfin_write32(ICPLB_DATA5, val)
|
|
#define pICPLB_DATA6 ((uint32_t volatile *)ICPLB_DATA6) /* Instruction Cache 6 Status */
|
|
#define bfin_read_ICPLB_DATA6() bfin_read32(ICPLB_DATA6)
|
|
#define bfin_write_ICPLB_DATA6(val) bfin_write32(ICPLB_DATA6, val)
|
|
#define pICPLB_DATA7 ((uint32_t volatile *)ICPLB_DATA7) /* Instruction Cache 7 Status */
|
|
#define bfin_read_ICPLB_DATA7() bfin_read32(ICPLB_DATA7)
|
|
#define bfin_write_ICPLB_DATA7(val) bfin_write32(ICPLB_DATA7, val)
|
|
#define pICPLB_DATA8 ((uint32_t volatile *)ICPLB_DATA8) /* Instruction Cache 8 Status */
|
|
#define bfin_read_ICPLB_DATA8() bfin_read32(ICPLB_DATA8)
|
|
#define bfin_write_ICPLB_DATA8(val) bfin_write32(ICPLB_DATA8, val)
|
|
#define pICPLB_DATA9 ((uint32_t volatile *)ICPLB_DATA9) /* Instruction Cache 9 Status */
|
|
#define bfin_read_ICPLB_DATA9() bfin_read32(ICPLB_DATA9)
|
|
#define bfin_write_ICPLB_DATA9(val) bfin_write32(ICPLB_DATA9, val)
|
|
#define pICPLB_DATA10 ((uint32_t volatile *)ICPLB_DATA10) /* Instruction Cache 10 Status */
|
|
#define bfin_read_ICPLB_DATA10() bfin_read32(ICPLB_DATA10)
|
|
#define bfin_write_ICPLB_DATA10(val) bfin_write32(ICPLB_DATA10, val)
|
|
#define pICPLB_DATA11 ((uint32_t volatile *)ICPLB_DATA11) /* Instruction Cache 11 Status */
|
|
#define bfin_read_ICPLB_DATA11() bfin_read32(ICPLB_DATA11)
|
|
#define bfin_write_ICPLB_DATA11(val) bfin_write32(ICPLB_DATA11, val)
|
|
#define pICPLB_DATA12 ((uint32_t volatile *)ICPLB_DATA12) /* Instruction Cache 12 Status */
|
|
#define bfin_read_ICPLB_DATA12() bfin_read32(ICPLB_DATA12)
|
|
#define bfin_write_ICPLB_DATA12(val) bfin_write32(ICPLB_DATA12, val)
|
|
#define pICPLB_DATA13 ((uint32_t volatile *)ICPLB_DATA13) /* Instruction Cache 13 Status */
|
|
#define bfin_read_ICPLB_DATA13() bfin_read32(ICPLB_DATA13)
|
|
#define bfin_write_ICPLB_DATA13(val) bfin_write32(ICPLB_DATA13, val)
|
|
#define pICPLB_DATA14 ((uint32_t volatile *)ICPLB_DATA14) /* Instruction Cache 14 Status */
|
|
#define bfin_read_ICPLB_DATA14() bfin_read32(ICPLB_DATA14)
|
|
#define bfin_write_ICPLB_DATA14(val) bfin_write32(ICPLB_DATA14, val)
|
|
#define pICPLB_DATA15 ((uint32_t volatile *)ICPLB_DATA15) /* Instruction Cache 15 Status */
|
|
#define bfin_read_ICPLB_DATA15() bfin_read32(ICPLB_DATA15)
|
|
#define bfin_write_ICPLB_DATA15(val) bfin_write32(ICPLB_DATA15, val)
|
|
#define pITEST_COMMAND ((uint32_t volatile *)ITEST_COMMAND) /* Instruction Test Command Register */
|
|
#define bfin_read_ITEST_COMMAND() bfin_read32(ITEST_COMMAND)
|
|
#define bfin_write_ITEST_COMMAND(val) bfin_write32(ITEST_COMMAND, val)
|
|
#define pITEST_DATA0 ((uint32_t volatile *)ITEST_DATA0) /* Instruction Test Data Register */
|
|
#define bfin_read_ITEST_DATA0() bfin_read32(ITEST_DATA0)
|
|
#define bfin_write_ITEST_DATA0(val) bfin_write32(ITEST_DATA0, val)
|
|
#define pITEST_DATA1 ((uint32_t volatile *)ITEST_DATA1) /* Instruction Test Data Register */
|
|
#define bfin_read_ITEST_DATA1() bfin_read32(ITEST_DATA1)
|
|
#define bfin_write_ITEST_DATA1(val) bfin_write32(ITEST_DATA1, val)
|
|
#define pEVT0 ((void * volatile *)EVT0) /* Event Vector 0 ESR Address */
|
|
#define bfin_read_EVT0() bfin_readPTR(EVT0)
|
|
#define bfin_write_EVT0(val) bfin_writePTR(EVT0, val)
|
|
#define pEVT1 ((void * volatile *)EVT1) /* Event Vector 1 ESR Address */
|
|
#define bfin_read_EVT1() bfin_readPTR(EVT1)
|
|
#define bfin_write_EVT1(val) bfin_writePTR(EVT1, val)
|
|
#define pEVT2 ((void * volatile *)EVT2) /* Event Vector 2 ESR Address */
|
|
#define bfin_read_EVT2() bfin_readPTR(EVT2)
|
|
#define bfin_write_EVT2(val) bfin_writePTR(EVT2, val)
|
|
#define pEVT3 ((void * volatile *)EVT3) /* Event Vector 3 ESR Address */
|
|
#define bfin_read_EVT3() bfin_readPTR(EVT3)
|
|
#define bfin_write_EVT3(val) bfin_writePTR(EVT3, val)
|
|
#define pEVT4 ((void * volatile *)EVT4) /* Event Vector 4 ESR Address */
|
|
#define bfin_read_EVT4() bfin_readPTR(EVT4)
|
|
#define bfin_write_EVT4(val) bfin_writePTR(EVT4, val)
|
|
#define pEVT5 ((void * volatile *)EVT5) /* Event Vector 5 ESR Address */
|
|
#define bfin_read_EVT5() bfin_readPTR(EVT5)
|
|
#define bfin_write_EVT5(val) bfin_writePTR(EVT5, val)
|
|
#define pEVT6 ((void * volatile *)EVT6) /* Event Vector 6 ESR Address */
|
|
#define bfin_read_EVT6() bfin_readPTR(EVT6)
|
|
#define bfin_write_EVT6(val) bfin_writePTR(EVT6, val)
|
|
#define pEVT7 ((void * volatile *)EVT7) /* Event Vector 7 ESR Address */
|
|
#define bfin_read_EVT7() bfin_readPTR(EVT7)
|
|
#define bfin_write_EVT7(val) bfin_writePTR(EVT7, val)
|
|
#define pEVT8 ((void * volatile *)EVT8) /* Event Vector 8 ESR Address */
|
|
#define bfin_read_EVT8() bfin_readPTR(EVT8)
|
|
#define bfin_write_EVT8(val) bfin_writePTR(EVT8, val)
|
|
#define pEVT9 ((void * volatile *)EVT9) /* Event Vector 9 ESR Address */
|
|
#define bfin_read_EVT9() bfin_readPTR(EVT9)
|
|
#define bfin_write_EVT9(val) bfin_writePTR(EVT9, val)
|
|
#define pEVT10 ((void * volatile *)EVT10) /* Event Vector 10 ESR Address */
|
|
#define bfin_read_EVT10() bfin_readPTR(EVT10)
|
|
#define bfin_write_EVT10(val) bfin_writePTR(EVT10, val)
|
|
#define pEVT11 ((void * volatile *)EVT11) /* Event Vector 11 ESR Address */
|
|
#define bfin_read_EVT11() bfin_readPTR(EVT11)
|
|
#define bfin_write_EVT11(val) bfin_writePTR(EVT11, val)
|
|
#define pEVT12 ((void * volatile *)EVT12) /* Event Vector 12 ESR Address */
|
|
#define bfin_read_EVT12() bfin_readPTR(EVT12)
|
|
#define bfin_write_EVT12(val) bfin_writePTR(EVT12, val)
|
|
#define pEVT13 ((void * volatile *)EVT13) /* Event Vector 13 ESR Address */
|
|
#define bfin_read_EVT13() bfin_readPTR(EVT13)
|
|
#define bfin_write_EVT13(val) bfin_writePTR(EVT13, val)
|
|
#define pEVT14 ((void * volatile *)EVT14) /* Event Vector 14 ESR Address */
|
|
#define bfin_read_EVT14() bfin_readPTR(EVT14)
|
|
#define bfin_write_EVT14(val) bfin_writePTR(EVT14, val)
|
|
#define pEVT15 ((void * volatile *)EVT15) /* Event Vector 15 ESR Address */
|
|
#define bfin_read_EVT15() bfin_readPTR(EVT15)
|
|
#define bfin_write_EVT15(val) bfin_writePTR(EVT15, val)
|
|
#define pILAT ((uint32_t volatile *)ILAT) /* Interrupt Latch Register */
|
|
#define bfin_read_ILAT() bfin_read32(ILAT)
|
|
#define bfin_write_ILAT(val) bfin_write32(ILAT, val)
|
|
#define pIMASK ((uint32_t volatile *)IMASK) /* Interrupt Mask Register */
|
|
#define bfin_read_IMASK() bfin_read32(IMASK)
|
|
#define bfin_write_IMASK(val) bfin_write32(IMASK, val)
|
|
#define pIPEND ((uint32_t volatile *)IPEND) /* Interrupt Pending Register */
|
|
#define bfin_read_IPEND() bfin_read32(IPEND)
|
|
#define bfin_write_IPEND(val) bfin_write32(IPEND, val)
|
|
#define pIPRIO ((uint32_t volatile *)IPRIO) /* Interrupt Priority Register */
|
|
#define bfin_read_IPRIO() bfin_read32(IPRIO)
|
|
#define bfin_write_IPRIO(val) bfin_write32(IPRIO, val)
|
|
#define pTCNTL ((uint32_t volatile *)TCNTL) /* Core Timer Control Register */
|
|
#define bfin_read_TCNTL() bfin_read32(TCNTL)
|
|
#define bfin_write_TCNTL(val) bfin_write32(TCNTL, val)
|
|
#define pTPERIOD ((uint32_t volatile *)TPERIOD) /* Core Timer Period Register */
|
|
#define bfin_read_TPERIOD() bfin_read32(TPERIOD)
|
|
#define bfin_write_TPERIOD(val) bfin_write32(TPERIOD, val)
|
|
#define pTSCALE ((uint32_t volatile *)TSCALE) /* Core Timer Scale Register */
|
|
#define bfin_read_TSCALE() bfin_read32(TSCALE)
|
|
#define bfin_write_TSCALE(val) bfin_write32(TSCALE, val)
|
|
#define pTCOUNT ((uint32_t volatile *)TCOUNT) /* Core Timer Count Register */
|
|
#define bfin_read_TCOUNT() bfin_read32(TCOUNT)
|
|
#define bfin_write_TCOUNT(val) bfin_write32(TCOUNT, val)
|
|
#define pDSPID ((uint32_t volatile *)DSPID)
|
|
#define bfin_read_DSPID() bfin_read32(DSPID)
|
|
#define bfin_write_DSPID(val) bfin_write32(DSPID, val)
|
|
#define pCHIPID ((uint32_t volatile *)CHIPID)
|
|
#define bfin_read_CHIPID() bfin_read32(CHIPID)
|
|
#define bfin_write_CHIPID(val) bfin_write32(CHIPID, val)
|
|
#define pTBUFCTL ((uint32_t volatile *)TBUFCTL) /* Trace Buffer Control Register */
|
|
#define bfin_read_TBUFCTL() bfin_read32(TBUFCTL)
|
|
#define bfin_write_TBUFCTL(val) bfin_write32(TBUFCTL, val)
|
|
#define pTBUFSTAT ((uint32_t volatile *)TBUFSTAT) /* Trace Buffer Status Register */
|
|
#define bfin_read_TBUFSTAT() bfin_read32(TBUFSTAT)
|
|
#define bfin_write_TBUFSTAT(val) bfin_write32(TBUFSTAT, val)
|
|
#define pTBUF ((void * volatile *)TBUF) /* Trace Buffer */
|
|
#define bfin_read_TBUF() bfin_readPTR(TBUF)
|
|
#define bfin_write_TBUF(val) bfin_writePTR(TBUF, val)
|
|
#define pPFCTL ((uint32_t volatile *)PFCTL)
|
|
#define bfin_read_PFCTL() bfin_read32(PFCTL)
|
|
#define bfin_write_PFCTL(val) bfin_write32(PFCTL, val)
|
|
#define pPFCNTR0 ((uint32_t volatile *)PFCNTR0)
|
|
#define bfin_read_PFCNTR0() bfin_read32(PFCNTR0)
|
|
#define bfin_write_PFCNTR0(val) bfin_write32(PFCNTR0, val)
|
|
#define pPFCNTR1 ((uint32_t volatile *)PFCNTR1)
|
|
#define bfin_read_PFCNTR1() bfin_read32(PFCNTR1)
|
|
#define bfin_write_PFCNTR1(val) bfin_write32(PFCNTR1, val)
|
|
#define pDMA_TC_CNT ((uint16_t volatile *)DMA_TC_CNT)
|
|
#define bfin_read_DMA_TC_CNT() bfin_read16(DMA_TC_CNT)
|
|
#define bfin_write_DMA_TC_CNT(val) bfin_write16(DMA_TC_CNT, val)
|
|
#define pDMA_TC_PER ((uint16_t volatile *)DMA_TC_PER)
|
|
#define bfin_read_DMA_TC_PER() bfin_read16(DMA_TC_PER)
|
|
#define bfin_write_DMA_TC_PER(val) bfin_write16(DMA_TC_PER, val)
|
|
|
|
#endif /* __BFIN_CDEF_ADSP_EDN_BF534_extended__ */
|