mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-13 08:27:23 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
134 lines
3.1 KiB
C
134 lines
3.1 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2015-2016 Freescale Semiconductor, Inc.
|
|
* Copyright 2017 NXP
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <asm/io.h>
|
|
#include <netdev.h>
|
|
#include <fm_eth.h>
|
|
#include <fsl_mdio.h>
|
|
#include <malloc.h>
|
|
#include <asm/types.h>
|
|
#include <fsl_dtsec.h>
|
|
#include <asm/arch/soc.h>
|
|
#include <asm/arch-fsl-layerscape/config.h>
|
|
#include <asm/arch-fsl-layerscape/immap_lsch2.h>
|
|
#include <asm/arch/fsl_serdes.h>
|
|
#include <net/pfe_eth/pfe_eth.h>
|
|
#include <dm/platform_data/pfe_dm_eth.h>
|
|
#include <i2c.h>
|
|
|
|
#define DEFAULT_PFE_MDIO_NAME "PFE_MDIO"
|
|
|
|
static inline void ls1012ardb_reset_phy(void)
|
|
{
|
|
#ifdef CONFIG_TARGET_LS1012ARDB
|
|
/* Through reset IO expander reset both RGMII and SGMII PHYs */
|
|
i2c_reg_write(I2C_MUX_IO2_ADDR, 6, __PHY_MASK);
|
|
i2c_reg_write(I2C_MUX_IO2_ADDR, 2, __PHY_ETH2_MASK);
|
|
mdelay(10);
|
|
i2c_reg_write(I2C_MUX_IO2_ADDR, 2, __PHY_ETH1_MASK);
|
|
mdelay(10);
|
|
i2c_reg_write(I2C_MUX_IO2_ADDR, 2, 0xFF);
|
|
mdelay(50);
|
|
#endif
|
|
}
|
|
|
|
int pfe_eth_board_init(struct udevice *dev)
|
|
{
|
|
static int init_done;
|
|
struct mii_dev *bus;
|
|
struct pfe_mdio_info mac_mdio_info;
|
|
struct pfe_eth_dev *priv = dev_get_priv(dev);
|
|
struct ccsr_gur __iomem *gur = (void *)CONFIG_SYS_FSL_GUTS_ADDR;
|
|
|
|
int srds_s1 = in_be32(&gur->rcwsr[4]) &
|
|
FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_MASK;
|
|
srds_s1 >>= FSL_CHASSIS2_RCWSR4_SRDS1_PRTCL_SHIFT;
|
|
|
|
if (!init_done) {
|
|
ls1012ardb_reset_phy();
|
|
mac_mdio_info.reg_base = (void *)EMAC1_BASE_ADDR;
|
|
mac_mdio_info.name = DEFAULT_PFE_MDIO_NAME;
|
|
|
|
bus = pfe_mdio_init(&mac_mdio_info);
|
|
if (!bus) {
|
|
printf("Failed to register mdio\n");
|
|
return -1;
|
|
}
|
|
init_done = 1;
|
|
}
|
|
|
|
pfe_set_mdio(priv->gemac_port,
|
|
miiphy_get_dev_by_name(DEFAULT_PFE_MDIO_NAME));
|
|
|
|
switch (srds_s1) {
|
|
case 0x3508:
|
|
if (!priv->gemac_port) {
|
|
/* MAC1 */
|
|
pfe_set_phy_address_mode(priv->gemac_port,
|
|
CONFIG_PFE_EMAC1_PHY_ADDR,
|
|
PHY_INTERFACE_MODE_SGMII);
|
|
} else {
|
|
/* MAC2 */
|
|
pfe_set_phy_address_mode(priv->gemac_port,
|
|
CONFIG_PFE_EMAC2_PHY_ADDR,
|
|
PHY_INTERFACE_MODE_RGMII_TXID);
|
|
}
|
|
break;
|
|
case 0x2208:
|
|
if (!priv->gemac_port) {
|
|
/* MAC1 */
|
|
pfe_set_phy_address_mode(priv->gemac_port,
|
|
CONFIG_PFE_EMAC1_PHY_ADDR,
|
|
PHY_INTERFACE_MODE_SGMII_2500);
|
|
} else {
|
|
/* MAC2 */
|
|
pfe_set_phy_address_mode(priv->gemac_port,
|
|
CONFIG_PFE_EMAC2_PHY_ADDR,
|
|
PHY_INTERFACE_MODE_SGMII_2500);
|
|
}
|
|
break;
|
|
default:
|
|
printf("unsupported SerDes PRCTL= %d\n", srds_s1);
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static struct pfe_eth_pdata pfe_pdata0 = {
|
|
.pfe_eth_pdata_mac = {
|
|
.iobase = (phys_addr_t)EMAC1_BASE_ADDR,
|
|
.phy_interface = 0,
|
|
},
|
|
|
|
.pfe_ddr_addr = {
|
|
.ddr_pfe_baseaddr = (void *)CONFIG_DDR_PFE_BASEADDR,
|
|
.ddr_pfe_phys_baseaddr = CONFIG_DDR_PFE_PHYS_BASEADDR,
|
|
},
|
|
};
|
|
|
|
static struct pfe_eth_pdata pfe_pdata1 = {
|
|
.pfe_eth_pdata_mac = {
|
|
.iobase = (phys_addr_t)EMAC2_BASE_ADDR,
|
|
.phy_interface = 1,
|
|
},
|
|
|
|
.pfe_ddr_addr = {
|
|
.ddr_pfe_baseaddr = (void *)CONFIG_DDR_PFE_BASEADDR,
|
|
.ddr_pfe_phys_baseaddr = CONFIG_DDR_PFE_PHYS_BASEADDR,
|
|
},
|
|
};
|
|
|
|
U_BOOT_DEVICE(ls1012a_pfe0) = {
|
|
.name = "pfe_eth",
|
|
.platdata = &pfe_pdata0,
|
|
};
|
|
|
|
U_BOOT_DEVICE(ls1012a_pfe1) = {
|
|
.name = "pfe_eth",
|
|
.platdata = &pfe_pdata1,
|
|
};
|