mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-13 16:37:30 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
869 lines
24 KiB
C
869 lines
24 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Pinctrl driver for Rockchip SoCs
|
|
* Copyright (c) 2015 Google, Inc
|
|
* Written by Simon Glass <sjg@chromium.org>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <errno.h>
|
|
#include <syscon.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/grf_rk3288.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/arch/periph.h>
|
|
#include <asm/arch/pmu_rk3288.h>
|
|
#include <dm/pinctrl.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
struct rk3288_pinctrl_priv {
|
|
struct rk3288_grf *grf;
|
|
struct rk3288_pmu *pmu;
|
|
int num_banks;
|
|
};
|
|
|
|
/**
|
|
* Encode variants of iomux registers into a type variable
|
|
*/
|
|
#define IOMUX_GPIO_ONLY BIT(0)
|
|
#define IOMUX_WIDTH_4BIT BIT(1)
|
|
#define IOMUX_SOURCE_PMU BIT(2)
|
|
#define IOMUX_UNROUTED BIT(3)
|
|
|
|
/**
|
|
* @type: iomux variant using IOMUX_* constants
|
|
* @offset: if initialized to -1 it will be autocalculated, by specifying
|
|
* an initial offset value the relevant source offset can be reset
|
|
* to a new value for autocalculating the following iomux registers.
|
|
*/
|
|
struct rockchip_iomux {
|
|
u8 type;
|
|
s16 offset;
|
|
};
|
|
|
|
/**
|
|
* @reg: register offset of the gpio bank
|
|
* @nr_pins: number of pins in this bank
|
|
* @bank_num: number of the bank, to account for holes
|
|
* @name: name of the bank
|
|
* @iomux: array describing the 4 iomux sources of the bank
|
|
*/
|
|
struct rockchip_pin_bank {
|
|
u16 reg;
|
|
u8 nr_pins;
|
|
u8 bank_num;
|
|
char *name;
|
|
struct rockchip_iomux iomux[4];
|
|
};
|
|
|
|
#define PIN_BANK(id, pins, label) \
|
|
{ \
|
|
.bank_num = id, \
|
|
.nr_pins = pins, \
|
|
.name = label, \
|
|
.iomux = { \
|
|
{ .offset = -1 }, \
|
|
{ .offset = -1 }, \
|
|
{ .offset = -1 }, \
|
|
{ .offset = -1 }, \
|
|
}, \
|
|
}
|
|
|
|
#define PIN_BANK_IOMUX_FLAGS(id, pins, label, iom0, iom1, iom2, iom3) \
|
|
{ \
|
|
.bank_num = id, \
|
|
.nr_pins = pins, \
|
|
.name = label, \
|
|
.iomux = { \
|
|
{ .type = iom0, .offset = -1 }, \
|
|
{ .type = iom1, .offset = -1 }, \
|
|
{ .type = iom2, .offset = -1 }, \
|
|
{ .type = iom3, .offset = -1 }, \
|
|
}, \
|
|
}
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
static struct rockchip_pin_bank rk3288_pin_banks[] = {
|
|
PIN_BANK_IOMUX_FLAGS(0, 24, "gpio0", IOMUX_SOURCE_PMU,
|
|
IOMUX_SOURCE_PMU,
|
|
IOMUX_SOURCE_PMU,
|
|
IOMUX_UNROUTED
|
|
),
|
|
PIN_BANK_IOMUX_FLAGS(1, 32, "gpio1", IOMUX_UNROUTED,
|
|
IOMUX_UNROUTED,
|
|
IOMUX_UNROUTED,
|
|
0
|
|
),
|
|
PIN_BANK_IOMUX_FLAGS(2, 32, "gpio2", 0, 0, 0, IOMUX_UNROUTED),
|
|
PIN_BANK_IOMUX_FLAGS(3, 32, "gpio3", 0, 0, 0, IOMUX_WIDTH_4BIT),
|
|
PIN_BANK_IOMUX_FLAGS(4, 32, "gpio4", IOMUX_WIDTH_4BIT,
|
|
IOMUX_WIDTH_4BIT,
|
|
0,
|
|
0
|
|
),
|
|
PIN_BANK_IOMUX_FLAGS(5, 32, "gpio5", IOMUX_UNROUTED,
|
|
0,
|
|
0,
|
|
IOMUX_UNROUTED
|
|
),
|
|
PIN_BANK_IOMUX_FLAGS(6, 32, "gpio6", 0, 0, 0, IOMUX_UNROUTED),
|
|
PIN_BANK_IOMUX_FLAGS(7, 32, "gpio7", 0,
|
|
0,
|
|
IOMUX_WIDTH_4BIT,
|
|
IOMUX_UNROUTED
|
|
),
|
|
PIN_BANK(8, 16, "gpio8"),
|
|
};
|
|
#endif
|
|
|
|
static void pinctrl_rk3288_pwm_config(struct rk3288_grf *grf, int pwm_id)
|
|
{
|
|
switch (pwm_id) {
|
|
case PERIPH_ID_PWM0:
|
|
rk_clrsetreg(&grf->gpio7a_iomux, GPIO7A0_MASK << GPIO7A0_SHIFT,
|
|
GPIO7A0_PWM_0 << GPIO7A0_SHIFT);
|
|
break;
|
|
case PERIPH_ID_PWM1:
|
|
rk_clrsetreg(&grf->gpio7a_iomux, GPIO7A1_MASK << GPIO7A1_SHIFT,
|
|
GPIO7A1_PWM_1 << GPIO7A1_SHIFT);
|
|
break;
|
|
case PERIPH_ID_PWM2:
|
|
rk_clrsetreg(&grf->gpio7a_iomux, GPIO7C6_MASK << GPIO7C6_SHIFT,
|
|
GPIO7C6_PWM_2 << GPIO7C6_SHIFT);
|
|
break;
|
|
case PERIPH_ID_PWM3:
|
|
rk_clrsetreg(&grf->gpio7a_iomux, GPIO7C7_MASK << GPIO7C6_SHIFT,
|
|
GPIO7C7_PWM_3 << GPIO7C7_SHIFT);
|
|
break;
|
|
default:
|
|
debug("pwm id = %d iomux error!\n", pwm_id);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void pinctrl_rk3288_i2c_config(struct rk3288_grf *grf,
|
|
struct rk3288_pmu *pmu, int i2c_id)
|
|
{
|
|
switch (i2c_id) {
|
|
case PERIPH_ID_I2C0:
|
|
clrsetbits_le32(&pmu->gpio0_iomux[PMU_GPIO0_B],
|
|
GPIO0_B7_MASK << GPIO0_B7_SHIFT,
|
|
GPIO0_B7_I2C0PMU_SDA << GPIO0_B7_SHIFT);
|
|
clrsetbits_le32(&pmu->gpio0_iomux[PMU_GPIO0_C],
|
|
GPIO0_C0_MASK << GPIO0_C0_SHIFT,
|
|
GPIO0_C0_I2C0PMU_SCL << GPIO0_C0_SHIFT);
|
|
break;
|
|
#ifndef CONFIG_SPL_BUILD
|
|
case PERIPH_ID_I2C1:
|
|
rk_clrsetreg(&grf->gpio8a_iomux,
|
|
GPIO8A4_MASK << GPIO8A4_SHIFT |
|
|
GPIO8A5_MASK << GPIO8A5_SHIFT,
|
|
GPIO8A4_I2C2SENSOR_SDA << GPIO8A4_SHIFT |
|
|
GPIO8A5_I2C2SENSOR_SCL << GPIO8A5_SHIFT);
|
|
break;
|
|
case PERIPH_ID_I2C2:
|
|
rk_clrsetreg(&grf->gpio6b_iomux,
|
|
GPIO6B1_MASK << GPIO6B1_SHIFT |
|
|
GPIO6B2_MASK << GPIO6B2_SHIFT,
|
|
GPIO6B1_I2C1AUDIO_SDA << GPIO6B1_SHIFT |
|
|
GPIO6B2_I2C1AUDIO_SCL << GPIO6B2_SHIFT);
|
|
break;
|
|
case PERIPH_ID_I2C3:
|
|
rk_clrsetreg(&grf->gpio2c_iomux,
|
|
GPIO2C1_MASK << GPIO2C1_SHIFT |
|
|
GPIO2C0_MASK << GPIO2C0_SHIFT,
|
|
GPIO2C1_I2C3CAM_SDA << GPIO2C1_SHIFT |
|
|
GPIO2C0_I2C3CAM_SCL << GPIO2C0_SHIFT);
|
|
break;
|
|
case PERIPH_ID_I2C4:
|
|
rk_clrsetreg(&grf->gpio7cl_iomux,
|
|
GPIO7C1_MASK << GPIO7C1_SHIFT |
|
|
GPIO7C2_MASK << GPIO7C2_SHIFT,
|
|
GPIO7C1_I2C4TP_SDA << GPIO7C1_SHIFT |
|
|
GPIO7C2_I2C4TP_SCL << GPIO7C2_SHIFT);
|
|
break;
|
|
case PERIPH_ID_I2C5:
|
|
rk_clrsetreg(&grf->gpio7cl_iomux,
|
|
GPIO7C3_MASK << GPIO7C3_SHIFT,
|
|
GPIO7C3_I2C5HDMI_SDA << GPIO7C3_SHIFT);
|
|
rk_clrsetreg(&grf->gpio7ch_iomux,
|
|
GPIO7C4_MASK << GPIO7C4_SHIFT,
|
|
GPIO7C4_I2C5HDMI_SCL << GPIO7C4_SHIFT);
|
|
break;
|
|
#endif
|
|
default:
|
|
debug("i2c id = %d iomux error!\n", i2c_id);
|
|
break;
|
|
}
|
|
}
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
static void pinctrl_rk3288_lcdc_config(struct rk3288_grf *grf, int lcd_id)
|
|
{
|
|
switch (lcd_id) {
|
|
case PERIPH_ID_LCDC0:
|
|
rk_clrsetreg(&grf->gpio1d_iomux,
|
|
GPIO1D3_MASK << GPIO1D0_SHIFT |
|
|
GPIO1D2_MASK << GPIO1D2_SHIFT |
|
|
GPIO1D1_MASK << GPIO1D1_SHIFT |
|
|
GPIO1D0_MASK << GPIO1D0_SHIFT,
|
|
GPIO1D3_LCDC0_DCLK << GPIO1D3_SHIFT |
|
|
GPIO1D2_LCDC0_DEN << GPIO1D2_SHIFT |
|
|
GPIO1D1_LCDC0_VSYNC << GPIO1D1_SHIFT |
|
|
GPIO1D0_LCDC0_HSYNC << GPIO1D0_SHIFT);
|
|
break;
|
|
default:
|
|
debug("lcdc id = %d iomux error!\n", lcd_id);
|
|
break;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
static int pinctrl_rk3288_spi_config(struct rk3288_grf *grf,
|
|
enum periph_id spi_id, int cs)
|
|
{
|
|
switch (spi_id) {
|
|
#ifndef CONFIG_SPL_BUILD
|
|
case PERIPH_ID_SPI0:
|
|
switch (cs) {
|
|
case 0:
|
|
rk_clrsetreg(&grf->gpio5b_iomux,
|
|
GPIO5B5_MASK << GPIO5B5_SHIFT,
|
|
GPIO5B5_SPI0_CSN0 << GPIO5B5_SHIFT);
|
|
break;
|
|
case 1:
|
|
rk_clrsetreg(&grf->gpio5c_iomux,
|
|
GPIO5C0_MASK << GPIO5C0_SHIFT,
|
|
GPIO5C0_SPI0_CSN1 << GPIO5C0_SHIFT);
|
|
break;
|
|
default:
|
|
goto err;
|
|
}
|
|
rk_clrsetreg(&grf->gpio5b_iomux,
|
|
GPIO5B7_MASK << GPIO5B7_SHIFT |
|
|
GPIO5B6_MASK << GPIO5B6_SHIFT |
|
|
GPIO5B4_MASK << GPIO5B4_SHIFT,
|
|
GPIO5B7_SPI0_RXD << GPIO5B7_SHIFT |
|
|
GPIO5B6_SPI0_TXD << GPIO5B6_SHIFT |
|
|
GPIO5B4_SPI0_CLK << GPIO5B4_SHIFT);
|
|
break;
|
|
case PERIPH_ID_SPI1:
|
|
if (cs != 0)
|
|
goto err;
|
|
rk_clrsetreg(&grf->gpio7b_iomux,
|
|
GPIO7B6_MASK << GPIO7B6_SHIFT |
|
|
GPIO7B7_MASK << GPIO7B7_SHIFT |
|
|
GPIO7B5_MASK << GPIO7B5_SHIFT |
|
|
GPIO7B4_MASK << GPIO7B4_SHIFT,
|
|
GPIO7B6_SPI1_RXD << GPIO7B6_SHIFT |
|
|
GPIO7B7_SPI1_TXD << GPIO7B7_SHIFT |
|
|
GPIO7B5_SPI1_CSN0 << GPIO7B5_SHIFT |
|
|
GPIO7B4_SPI1_CLK << GPIO7B4_SHIFT);
|
|
break;
|
|
#endif
|
|
case PERIPH_ID_SPI2:
|
|
switch (cs) {
|
|
case 0:
|
|
rk_clrsetreg(&grf->gpio8a_iomux,
|
|
GPIO8A7_MASK << GPIO8A7_SHIFT,
|
|
GPIO8A7_SPI2_CSN0 << GPIO8A7_SHIFT);
|
|
break;
|
|
case 1:
|
|
rk_clrsetreg(&grf->gpio8a_iomux,
|
|
GPIO8A3_MASK << GPIO8A3_SHIFT,
|
|
GPIO8A3_SPI2_CSN1 << GPIO8A3_SHIFT);
|
|
break;
|
|
default:
|
|
goto err;
|
|
}
|
|
rk_clrsetreg(&grf->gpio8b_iomux,
|
|
GPIO8B1_MASK << GPIO8B1_SHIFT |
|
|
GPIO8B0_MASK << GPIO8B0_SHIFT,
|
|
GPIO8B1_SPI2_TXD << GPIO8B1_SHIFT |
|
|
GPIO8B0_SPI2_RXD << GPIO8B0_SHIFT);
|
|
rk_clrsetreg(&grf->gpio8a_iomux,
|
|
GPIO8A6_MASK << GPIO8A6_SHIFT,
|
|
GPIO8A6_SPI2_CLK << GPIO8A6_SHIFT);
|
|
break;
|
|
default:
|
|
goto err;
|
|
}
|
|
|
|
return 0;
|
|
err:
|
|
debug("rkspi: periph%d cs=%d not supported", spi_id, cs);
|
|
return -ENOENT;
|
|
}
|
|
|
|
static void pinctrl_rk3288_uart_config(struct rk3288_grf *grf, int uart_id)
|
|
{
|
|
switch (uart_id) {
|
|
#ifndef CONFIG_SPL_BUILD
|
|
case PERIPH_ID_UART_BT:
|
|
rk_clrsetreg(&grf->gpio4c_iomux,
|
|
GPIO4C3_MASK << GPIO4C3_SHIFT |
|
|
GPIO4C2_MASK << GPIO4C2_SHIFT |
|
|
GPIO4C1_MASK << GPIO4C1_SHIFT |
|
|
GPIO4C0_MASK << GPIO4C0_SHIFT,
|
|
GPIO4C3_UART0BT_RTSN << GPIO4C3_SHIFT |
|
|
GPIO4C2_UART0BT_CTSN << GPIO4C2_SHIFT |
|
|
GPIO4C1_UART0BT_SOUT << GPIO4C1_SHIFT |
|
|
GPIO4C0_UART0BT_SIN << GPIO4C0_SHIFT);
|
|
break;
|
|
case PERIPH_ID_UART_BB:
|
|
rk_clrsetreg(&grf->gpio5b_iomux,
|
|
GPIO5B3_MASK << GPIO5B3_SHIFT |
|
|
GPIO5B2_MASK << GPIO5B2_SHIFT |
|
|
GPIO5B1_MASK << GPIO5B1_SHIFT |
|
|
GPIO5B0_MASK << GPIO5B0_SHIFT,
|
|
GPIO5B3_UART1BB_RTSN << GPIO5B3_SHIFT |
|
|
GPIO5B2_UART1BB_CTSN << GPIO5B2_SHIFT |
|
|
GPIO5B1_UART1BB_SOUT << GPIO5B1_SHIFT |
|
|
GPIO5B0_UART1BB_SIN << GPIO5B0_SHIFT);
|
|
break;
|
|
#endif
|
|
case PERIPH_ID_UART_DBG:
|
|
rk_clrsetreg(&grf->gpio7ch_iomux,
|
|
GPIO7C7_MASK << GPIO7C7_SHIFT |
|
|
GPIO7C6_MASK << GPIO7C6_SHIFT,
|
|
GPIO7C7_UART2DBG_SOUT << GPIO7C7_SHIFT |
|
|
GPIO7C6_UART2DBG_SIN << GPIO7C6_SHIFT);
|
|
break;
|
|
#ifndef CONFIG_SPL_BUILD
|
|
case PERIPH_ID_UART_GPS:
|
|
rk_clrsetreg(&grf->gpio7b_iomux,
|
|
GPIO7B2_MASK << GPIO7B2_SHIFT |
|
|
GPIO7B1_MASK << GPIO7B1_SHIFT |
|
|
GPIO7B0_MASK << GPIO7B0_SHIFT,
|
|
GPIO7B2_UART3GPS_RTSN << GPIO7B2_SHIFT |
|
|
GPIO7B1_UART3GPS_CTSN << GPIO7B1_SHIFT |
|
|
GPIO7B0_UART3GPS_SOUT << GPIO7B0_SHIFT);
|
|
rk_clrsetreg(&grf->gpio7a_iomux,
|
|
GPIO7A7_MASK << GPIO7A7_SHIFT,
|
|
GPIO7A7_UART3GPS_SIN << GPIO7A7_SHIFT);
|
|
break;
|
|
case PERIPH_ID_UART_EXP:
|
|
rk_clrsetreg(&grf->gpio5b_iomux,
|
|
GPIO5B5_MASK << GPIO5B5_SHIFT |
|
|
GPIO5B4_MASK << GPIO5B4_SHIFT |
|
|
GPIO5B6_MASK << GPIO5B6_SHIFT |
|
|
GPIO5B7_MASK << GPIO5B7_SHIFT,
|
|
GPIO5B5_UART4EXP_RTSN << GPIO5B5_SHIFT |
|
|
GPIO5B4_UART4EXP_CTSN << GPIO5B4_SHIFT |
|
|
GPIO5B6_UART4EXP_SOUT << GPIO5B6_SHIFT |
|
|
GPIO5B7_UART4EXP_SIN << GPIO5B7_SHIFT);
|
|
break;
|
|
#endif
|
|
default:
|
|
debug("uart id = %d iomux error!\n", uart_id);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void pinctrl_rk3288_sdmmc_config(struct rk3288_grf *grf, int mmc_id)
|
|
{
|
|
switch (mmc_id) {
|
|
case PERIPH_ID_EMMC:
|
|
rk_clrsetreg(&grf->gpio3a_iomux, 0xffff,
|
|
GPIO3A7_EMMC_DATA7 << GPIO3A7_SHIFT |
|
|
GPIO3A6_EMMC_DATA6 << GPIO3A6_SHIFT |
|
|
GPIO3A5_EMMC_DATA5 << GPIO3A5_SHIFT |
|
|
GPIO3A4_EMMC_DATA4 << GPIO3A4_SHIFT |
|
|
GPIO3A3_EMMC_DATA3 << GPIO3A3_SHIFT |
|
|
GPIO3A2_EMMC_DATA2 << GPIO3A2_SHIFT |
|
|
GPIO3A1_EMMC_DATA1 << GPIO3A1_SHIFT |
|
|
GPIO3A0_EMMC_DATA0 << GPIO3A0_SHIFT);
|
|
rk_clrsetreg(&grf->gpio3b_iomux, GPIO3B1_MASK << GPIO3B1_SHIFT,
|
|
GPIO3B1_EMMC_PWREN << GPIO3B1_SHIFT);
|
|
rk_clrsetreg(&grf->gpio3c_iomux,
|
|
GPIO3C0_MASK << GPIO3C0_SHIFT,
|
|
GPIO3C0_EMMC_CMD << GPIO3C0_SHIFT);
|
|
break;
|
|
case PERIPH_ID_SDCARD:
|
|
rk_clrsetreg(&grf->gpio6c_iomux, 0xffff,
|
|
GPIO6C6_SDMMC0_DECTN << GPIO6C6_SHIFT |
|
|
GPIO6C5_SDMMC0_CMD << GPIO6C5_SHIFT |
|
|
GPIO6C4_SDMMC0_CLKOUT << GPIO6C4_SHIFT |
|
|
GPIO6C3_SDMMC0_DATA3 << GPIO6C3_SHIFT |
|
|
GPIO6C2_SDMMC0_DATA2 << GPIO6C2_SHIFT |
|
|
GPIO6C1_SDMMC0_DATA1 << GPIO6C1_SHIFT |
|
|
GPIO6C0_SDMMC0_DATA0 << GPIO6C0_SHIFT);
|
|
|
|
/* use sdmmc0 io, disable JTAG function */
|
|
rk_clrsetreg(&grf->soc_con0, 1 << GRF_FORCE_JTAG_SHIFT, 0);
|
|
break;
|
|
default:
|
|
debug("mmc id = %d iomux error!\n", mmc_id);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void pinctrl_rk3288_gmac_config(struct rk3288_grf *grf, int gmac_id)
|
|
{
|
|
switch (gmac_id) {
|
|
case PERIPH_ID_GMAC:
|
|
rk_clrsetreg(&grf->gpio3dl_iomux,
|
|
GPIO3D3_MASK << GPIO3D3_SHIFT |
|
|
GPIO3D2_MASK << GPIO3D2_SHIFT |
|
|
GPIO3D2_MASK << GPIO3D1_SHIFT |
|
|
GPIO3D0_MASK << GPIO3D0_SHIFT,
|
|
GPIO3D3_MAC_RXD3 << GPIO3D3_SHIFT |
|
|
GPIO3D2_MAC_RXD2 << GPIO3D2_SHIFT |
|
|
GPIO3D1_MAC_TXD3 << GPIO3D1_SHIFT |
|
|
GPIO3D0_MAC_TXD2 << GPIO3D0_SHIFT);
|
|
|
|
rk_clrsetreg(&grf->gpio3dh_iomux,
|
|
GPIO3D7_MASK << GPIO3D7_SHIFT |
|
|
GPIO3D6_MASK << GPIO3D6_SHIFT |
|
|
GPIO3D5_MASK << GPIO3D5_SHIFT |
|
|
GPIO3D4_MASK << GPIO3D4_SHIFT,
|
|
GPIO3D7_MAC_RXD1 << GPIO3D7_SHIFT |
|
|
GPIO3D6_MAC_RXD0 << GPIO3D6_SHIFT |
|
|
GPIO3D5_MAC_TXD1 << GPIO3D5_SHIFT |
|
|
GPIO3D4_MAC_TXD0 << GPIO3D4_SHIFT);
|
|
|
|
/* switch the Tx pins to 12ma drive-strength */
|
|
rk_clrsetreg(&grf->gpio1_e[2][3],
|
|
GPIO_BIAS_MASK |
|
|
(GPIO_BIAS_MASK << GPIO_BIAS_SHIFT(1)) |
|
|
(GPIO_BIAS_MASK << GPIO_BIAS_SHIFT(4)) |
|
|
(GPIO_BIAS_MASK << GPIO_BIAS_SHIFT(5)),
|
|
(GPIO_BIAS_12MA << GPIO_BIAS_SHIFT(0)) |
|
|
(GPIO_BIAS_12MA << GPIO_BIAS_SHIFT(1)) |
|
|
(GPIO_BIAS_12MA << GPIO_BIAS_SHIFT(4)) |
|
|
(GPIO_BIAS_12MA << GPIO_BIAS_SHIFT(5)));
|
|
|
|
/* Set normal pull for all GPIO3D pins */
|
|
rk_clrsetreg(&grf->gpio1_p[2][3],
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(0)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(1)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(2)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(3)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(4)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(5)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(5)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(7)),
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(0)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(1)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(2)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(3)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(4)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(5)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(6)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(7)));
|
|
|
|
rk_clrsetreg(&grf->gpio4al_iomux,
|
|
GPIO4A3_MASK << GPIO4A3_SHIFT |
|
|
GPIO4A1_MASK << GPIO4A1_SHIFT |
|
|
GPIO4A0_MASK << GPIO4A0_SHIFT,
|
|
GPIO4A3_MAC_CLK << GPIO4A3_SHIFT |
|
|
GPIO4A1_MAC_TXDV << GPIO4A1_SHIFT |
|
|
GPIO4A0_MAC_MDC << GPIO4A0_SHIFT);
|
|
|
|
rk_clrsetreg(&grf->gpio4ah_iomux,
|
|
GPIO4A6_MASK << GPIO4A6_SHIFT |
|
|
GPIO4A5_MASK << GPIO4A5_SHIFT |
|
|
GPIO4A4_MASK << GPIO4A4_SHIFT,
|
|
GPIO4A6_MAC_RXCLK << GPIO4A6_SHIFT |
|
|
GPIO4A5_MAC_MDIO << GPIO4A5_SHIFT |
|
|
GPIO4A4_MAC_TXEN << GPIO4A4_SHIFT);
|
|
|
|
/* switch GPIO4A4 to 12ma drive-strength */
|
|
rk_clrsetreg(&grf->gpio1_e[3][0],
|
|
GPIO_BIAS_MASK << GPIO_BIAS_SHIFT(4),
|
|
GPIO_BIAS_12MA << GPIO_BIAS_SHIFT(4));
|
|
|
|
/* Set normal pull for all GPIO4A pins */
|
|
rk_clrsetreg(&grf->gpio1_p[3][0],
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(0)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(1)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(2)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(3)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(4)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(5)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(5)) |
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(7)),
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(0)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(1)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(2)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(3)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(4)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(5)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(6)) |
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(7)));
|
|
|
|
rk_clrsetreg(&grf->gpio4bl_iomux,
|
|
GPIO4B1_MASK << GPIO4B1_SHIFT,
|
|
GPIO4B1_MAC_TXCLK << GPIO4B1_SHIFT);
|
|
|
|
/* switch GPIO4B1 to 12ma drive-strength */
|
|
rk_clrsetreg(&grf->gpio1_e[3][1],
|
|
GPIO_BIAS_MASK << GPIO_BIAS_SHIFT(1),
|
|
GPIO_BIAS_12MA << GPIO_BIAS_SHIFT(1));
|
|
|
|
/* Set pull normal for GPIO4B1 */
|
|
rk_clrsetreg(&grf->gpio1_p[3][1],
|
|
(GPIO_PULL_MASK << GPIO_PULL_SHIFT(1)),
|
|
(GPIO_PULL_NORMAL << GPIO_PULL_SHIFT(1)));
|
|
|
|
break;
|
|
default:
|
|
printf("gmac id = %d iomux error!\n", gmac_id);
|
|
break;
|
|
}
|
|
}
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
static void pinctrl_rk3288_hdmi_config(struct rk3288_grf *grf, int hdmi_id)
|
|
{
|
|
switch (hdmi_id) {
|
|
case PERIPH_ID_HDMI:
|
|
rk_clrsetreg(&grf->gpio7cl_iomux, GPIO7C3_MASK << GPIO7C3_SHIFT,
|
|
GPIO7C3_EDPHDMII2C_SDA << GPIO7C3_SHIFT);
|
|
rk_clrsetreg(&grf->gpio7ch_iomux, GPIO7C4_MASK << GPIO7C4_SHIFT,
|
|
GPIO7C4_EDPHDMII2C_SCL << GPIO7C4_SHIFT);
|
|
break;
|
|
default:
|
|
debug("hdmi id = %d iomux error!\n", hdmi_id);
|
|
break;
|
|
}
|
|
}
|
|
#endif
|
|
|
|
static int rk3288_pinctrl_request(struct udevice *dev, int func, int flags)
|
|
{
|
|
struct rk3288_pinctrl_priv *priv = dev_get_priv(dev);
|
|
|
|
debug("%s: func=%x, flags=%x\n", __func__, func, flags);
|
|
switch (func) {
|
|
case PERIPH_ID_PWM0:
|
|
case PERIPH_ID_PWM1:
|
|
case PERIPH_ID_PWM2:
|
|
case PERIPH_ID_PWM3:
|
|
case PERIPH_ID_PWM4:
|
|
pinctrl_rk3288_pwm_config(priv->grf, func);
|
|
break;
|
|
case PERIPH_ID_I2C0:
|
|
case PERIPH_ID_I2C1:
|
|
case PERIPH_ID_I2C2:
|
|
case PERIPH_ID_I2C3:
|
|
case PERIPH_ID_I2C4:
|
|
case PERIPH_ID_I2C5:
|
|
pinctrl_rk3288_i2c_config(priv->grf, priv->pmu, func);
|
|
break;
|
|
case PERIPH_ID_SPI0:
|
|
case PERIPH_ID_SPI1:
|
|
case PERIPH_ID_SPI2:
|
|
pinctrl_rk3288_spi_config(priv->grf, func, flags);
|
|
break;
|
|
case PERIPH_ID_UART0:
|
|
case PERIPH_ID_UART1:
|
|
case PERIPH_ID_UART2:
|
|
case PERIPH_ID_UART3:
|
|
case PERIPH_ID_UART4:
|
|
pinctrl_rk3288_uart_config(priv->grf, func);
|
|
break;
|
|
#ifndef CONFIG_SPL_BUILD
|
|
case PERIPH_ID_LCDC0:
|
|
case PERIPH_ID_LCDC1:
|
|
pinctrl_rk3288_lcdc_config(priv->grf, func);
|
|
break;
|
|
case PERIPH_ID_HDMI:
|
|
pinctrl_rk3288_hdmi_config(priv->grf, func);
|
|
break;
|
|
#endif
|
|
case PERIPH_ID_SDMMC0:
|
|
case PERIPH_ID_SDMMC1:
|
|
pinctrl_rk3288_sdmmc_config(priv->grf, func);
|
|
break;
|
|
case PERIPH_ID_GMAC:
|
|
pinctrl_rk3288_gmac_config(priv->grf, func);
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int rk3288_pinctrl_get_periph_id(struct udevice *dev,
|
|
struct udevice *periph)
|
|
{
|
|
#if !CONFIG_IS_ENABLED(OF_PLATDATA)
|
|
u32 cell[3];
|
|
int ret;
|
|
|
|
ret = dev_read_u32_array(periph, "interrupts", cell, ARRAY_SIZE(cell));
|
|
if (ret < 0)
|
|
return -EINVAL;
|
|
|
|
switch (cell[1]) {
|
|
case 27:
|
|
return PERIPH_ID_GMAC;
|
|
case 44:
|
|
return PERIPH_ID_SPI0;
|
|
case 45:
|
|
return PERIPH_ID_SPI1;
|
|
case 46:
|
|
return PERIPH_ID_SPI2;
|
|
case 60:
|
|
return PERIPH_ID_I2C0;
|
|
case 62: /* Note strange order */
|
|
return PERIPH_ID_I2C1;
|
|
case 61:
|
|
return PERIPH_ID_I2C2;
|
|
case 63:
|
|
return PERIPH_ID_I2C3;
|
|
case 64:
|
|
return PERIPH_ID_I2C4;
|
|
case 65:
|
|
return PERIPH_ID_I2C5;
|
|
case 103:
|
|
return PERIPH_ID_HDMI;
|
|
}
|
|
#endif
|
|
|
|
return -ENOENT;
|
|
}
|
|
|
|
static int rk3288_pinctrl_set_state_simple(struct udevice *dev,
|
|
struct udevice *periph)
|
|
{
|
|
int func;
|
|
|
|
func = rk3288_pinctrl_get_periph_id(dev, periph);
|
|
if (func < 0)
|
|
return func;
|
|
return rk3288_pinctrl_request(dev, func, 0);
|
|
}
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
int rk3288_pinctrl_get_pin_info(struct rk3288_pinctrl_priv *priv,
|
|
int banknum, int ind, u32 **addrp, uint *shiftp,
|
|
uint *maskp)
|
|
{
|
|
struct rockchip_pin_bank *bank = &rk3288_pin_banks[banknum];
|
|
uint muxnum;
|
|
u32 *addr;
|
|
|
|
for (muxnum = 0; muxnum < 4; muxnum++) {
|
|
struct rockchip_iomux *mux = &bank->iomux[muxnum];
|
|
|
|
if (ind >= 8) {
|
|
ind -= 8;
|
|
continue;
|
|
}
|
|
|
|
if (mux->type & IOMUX_SOURCE_PMU)
|
|
addr = priv->pmu->gpio0_iomux;
|
|
else
|
|
addr = (u32 *)priv->grf - 4;
|
|
addr += mux->offset;
|
|
*shiftp = ind & 7;
|
|
if (mux->type & IOMUX_WIDTH_4BIT) {
|
|
*maskp = 0xf;
|
|
*shiftp *= 4;
|
|
if (*shiftp >= 16) {
|
|
*shiftp -= 16;
|
|
addr++;
|
|
}
|
|
} else {
|
|
*maskp = 3;
|
|
*shiftp *= 2;
|
|
}
|
|
|
|
debug("%s: addr=%p, mask=%x, shift=%x\n", __func__, addr,
|
|
*maskp, *shiftp);
|
|
*addrp = addr;
|
|
return 0;
|
|
}
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
static int rk3288_pinctrl_get_gpio_mux(struct udevice *dev, int banknum,
|
|
int index)
|
|
{
|
|
struct rk3288_pinctrl_priv *priv = dev_get_priv(dev);
|
|
uint shift;
|
|
uint mask;
|
|
u32 *addr;
|
|
int ret;
|
|
|
|
ret = rk3288_pinctrl_get_pin_info(priv, banknum, index, &addr, &shift,
|
|
&mask);
|
|
if (ret)
|
|
return ret;
|
|
return (readl(addr) & mask) >> shift;
|
|
}
|
|
|
|
static int rk3288_pinctrl_set_pins(struct udevice *dev, int banknum, int index,
|
|
int muxval, int flags)
|
|
{
|
|
struct rk3288_pinctrl_priv *priv = dev_get_priv(dev);
|
|
uint shift, ind = index;
|
|
uint mask;
|
|
uint value;
|
|
u32 *addr;
|
|
int ret;
|
|
|
|
debug("%s: %x %x %x %x\n", __func__, banknum, index, muxval, flags);
|
|
ret = rk3288_pinctrl_get_pin_info(priv, banknum, index, &addr, &shift,
|
|
&mask);
|
|
if (ret)
|
|
return ret;
|
|
|
|
/*
|
|
* PMU_GPIO0 registers cannot be selectively written so we cannot use
|
|
* rk_clrsetreg() here. However, the upper 16 bits are reserved and
|
|
* are ignored when written, so we can use the same code as for the
|
|
* other GPIO banks providing that we preserve the value of the other
|
|
* bits.
|
|
*/
|
|
value = readl(addr);
|
|
value &= ~(mask << shift);
|
|
value |= (mask << (shift + 16)) | (muxval << shift);
|
|
writel(value, addr);
|
|
|
|
/* Handle pullup/pulldown/drive-strength */
|
|
if (flags) {
|
|
uint val = 0;
|
|
|
|
if (flags & (1 << PIN_CONFIG_BIAS_PULL_UP))
|
|
val = 1;
|
|
else if (flags & (1 << PIN_CONFIG_BIAS_PULL_DOWN))
|
|
val = 2;
|
|
else if (flags & (1 << PIN_CONFIG_DRIVE_STRENGTH))
|
|
val = 3;
|
|
|
|
shift = (index & 7) * 2;
|
|
ind = index >> 3;
|
|
if (banknum == 0)
|
|
addr = &priv->pmu->gpio0pull[ind];
|
|
else if (flags & (1 << PIN_CONFIG_DRIVE_STRENGTH))
|
|
addr = &priv->grf->gpio1_e[banknum - 1][ind];
|
|
else
|
|
addr = &priv->grf->gpio1_p[banknum - 1][ind];
|
|
debug("%s: addr=%p, val=%x, shift=%x\n", __func__, addr, val,
|
|
shift);
|
|
|
|
/* As above, rk_clrsetreg() cannot be used here. */
|
|
value = readl(addr);
|
|
value &= ~(mask << shift);
|
|
value |= (3 << (shift + 16)) | (val << shift);
|
|
writel(value, addr);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int rk3288_pinctrl_set_state(struct udevice *dev, struct udevice *config)
|
|
{
|
|
const void *blob = gd->fdt_blob;
|
|
int pcfg_node, ret, flags, count, i;
|
|
u32 cell[60], *ptr;
|
|
|
|
debug("%s: %s %s\n", __func__, dev->name, config->name);
|
|
ret = fdtdec_get_int_array_count(blob, dev_of_offset(config),
|
|
"rockchip,pins", cell,
|
|
ARRAY_SIZE(cell));
|
|
if (ret < 0) {
|
|
debug("%s: bad array %d\n", __func__, ret);
|
|
return -EINVAL;
|
|
}
|
|
count = ret;
|
|
for (i = 0, ptr = cell; i < count; i += 4, ptr += 4) {
|
|
pcfg_node = fdt_node_offset_by_phandle(blob, ptr[3]);
|
|
if (pcfg_node < 0)
|
|
return -EINVAL;
|
|
flags = pinctrl_decode_pin_config(blob, pcfg_node);
|
|
if (flags < 0)
|
|
return flags;
|
|
|
|
if (fdtdec_get_int(blob, pcfg_node, "drive-strength", 0) == 12)
|
|
flags |= 1 << PIN_CONFIG_DRIVE_STRENGTH;
|
|
|
|
ret = rk3288_pinctrl_set_pins(dev, ptr[0], ptr[1], ptr[2],
|
|
flags);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
static struct pinctrl_ops rk3288_pinctrl_ops = {
|
|
#ifndef CONFIG_SPL_BUILD
|
|
.set_state = rk3288_pinctrl_set_state,
|
|
.get_gpio_mux = rk3288_pinctrl_get_gpio_mux,
|
|
#endif
|
|
.set_state_simple = rk3288_pinctrl_set_state_simple,
|
|
.request = rk3288_pinctrl_request,
|
|
.get_periph_id = rk3288_pinctrl_get_periph_id,
|
|
};
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
static int rk3288_pinctrl_parse_tables(struct rk3288_pinctrl_priv *priv,
|
|
struct rockchip_pin_bank *banks,
|
|
int count)
|
|
{
|
|
struct rockchip_pin_bank *bank;
|
|
uint reg, muxnum, banknum;
|
|
|
|
reg = 0;
|
|
for (banknum = 0; banknum < count; banknum++) {
|
|
bank = &banks[banknum];
|
|
bank->reg = reg;
|
|
debug("%s: bank %d, reg %x\n", __func__, banknum, reg * 4);
|
|
for (muxnum = 0; muxnum < 4; muxnum++) {
|
|
struct rockchip_iomux *mux = &bank->iomux[muxnum];
|
|
|
|
if (!(mux->type & IOMUX_UNROUTED))
|
|
mux->offset = reg;
|
|
if (mux->type & IOMUX_WIDTH_4BIT)
|
|
reg += 2;
|
|
else
|
|
reg += 1;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
static int rk3288_pinctrl_probe(struct udevice *dev)
|
|
{
|
|
struct rk3288_pinctrl_priv *priv = dev_get_priv(dev);
|
|
int ret = 0;
|
|
|
|
priv->grf = syscon_get_first_range(ROCKCHIP_SYSCON_GRF);
|
|
priv->pmu = syscon_get_first_range(ROCKCHIP_SYSCON_PMU);
|
|
debug("%s: grf=%p, pmu=%p\n", __func__, priv->grf, priv->pmu);
|
|
#ifndef CONFIG_SPL_BUILD
|
|
ret = rk3288_pinctrl_parse_tables(priv, rk3288_pin_banks,
|
|
ARRAY_SIZE(rk3288_pin_banks));
|
|
#endif
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct udevice_id rk3288_pinctrl_ids[] = {
|
|
{ .compatible = "rockchip,rk3288-pinctrl" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(pinctrl_rk3288) = {
|
|
.name = "rockchip_rk3288_pinctrl",
|
|
.id = UCLASS_PINCTRL,
|
|
.of_match = rk3288_pinctrl_ids,
|
|
.priv_auto_alloc_size = sizeof(struct rk3288_pinctrl_priv),
|
|
.ops = &rk3288_pinctrl_ops,
|
|
#if !CONFIG_IS_ENABLED(OF_PLATDATA)
|
|
.bind = dm_scan_fdt_dev,
|
|
#endif
|
|
.probe = rk3288_pinctrl_probe,
|
|
};
|