mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
43a2183928
This driver is currently responsible for enabling all ccache ways. Composable cache could be configure as RAM or cache, we will use it as RAM at the beginning to put the u-boot SPL there. In u-boot proper phrase, we will use the composable cache as cache, and try to enable the cache ways. Signed-off-by: Zong Li <zong.li@sifive.com> Reviewed-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Rick Chen <rick@andestech.com>
7 lines
269 B
Makefile
7 lines
269 B
Makefile
|
|
obj-$(CONFIG_$(SPL_TPL_)CACHE) += cache-uclass.o
|
|
obj-$(CONFIG_SANDBOX) += sandbox_cache.o
|
|
obj-$(CONFIG_L2X0_CACHE) += cache-l2x0.o
|
|
obj-$(CONFIG_NCORE_CACHE) += cache-ncore.o
|
|
obj-$(CONFIG_V5L2_CACHE) += cache-v5l2.o
|
|
obj-$(CONFIG_SIFIVE_CCACHE) += cache-sifive-ccache.o
|