mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
990ed4452c
Re-add support for Aries Embedded MCV SoM, which is CycloneV based
and the associated MCVEVK and MCVEVP baseboard. The board can boot
from eMMC. Ethernet and USB is supported.
The Aries Embedded boards have been removed with commit 03b54997d5
("board/aries: Remove"). I will now take care of them.
The device-tree files are from mainline Linux commit e93c9c99a629
("Linux v5.1)".
Signed-off-by: Wolfgang Grandegger <wg@aries-embedded.de>
CC: Marek Vasut <marex@denx.de>
CC: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
84 lines
3.1 KiB
C
84 lines
3.1 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause */
|
|
/*
|
|
* Altera SoCFPGA Clock and PLL configuration
|
|
*/
|
|
|
|
#ifndef __SOCFPGA_PLL_CONFIG_H__
|
|
#define __SOCFPGA_PLL_CONFIG_H__
|
|
|
|
#define CONFIG_HPS_DBCTRL_STAYOSC1 1
|
|
|
|
#define CONFIG_HPS_MAINPLLGRP_VCO_DENOM 0
|
|
#define CONFIG_HPS_MAINPLLGRP_VCO_NUMER 63
|
|
#define CONFIG_HPS_MAINPLLGRP_MPUCLK_CNT 0
|
|
#define CONFIG_HPS_MAINPLLGRP_MAINCLK_CNT 0
|
|
#define CONFIG_HPS_MAINPLLGRP_DBGATCLK_CNT 0
|
|
#define CONFIG_HPS_MAINPLLGRP_MAINQSPICLK_CNT 511
|
|
#define CONFIG_HPS_MAINPLLGRP_MAINNANDSDMMCCLK_CNT 511
|
|
#define CONFIG_HPS_MAINPLLGRP_CFGS2FUSER0CLK_CNT 15
|
|
#define CONFIG_HPS_MAINPLLGRP_MAINDIV_L3MPCLK 1
|
|
#define CONFIG_HPS_MAINPLLGRP_MAINDIV_L3SPCLK 1
|
|
#define CONFIG_HPS_MAINPLLGRP_MAINDIV_L4MPCLK 1
|
|
#define CONFIG_HPS_MAINPLLGRP_MAINDIV_L4SPCLK 1
|
|
#define CONFIG_HPS_MAINPLLGRP_DBGDIV_DBGATCLK 0
|
|
#define CONFIG_HPS_MAINPLLGRP_DBGDIV_DBGCLK 1
|
|
#define CONFIG_HPS_MAINPLLGRP_TRACEDIV_TRACECLK 0
|
|
#define CONFIG_HPS_MAINPLLGRP_L4SRC_L4MP 1
|
|
#define CONFIG_HPS_MAINPLLGRP_L4SRC_L4SP 1
|
|
|
|
#define CONFIG_HPS_PERPLLGRP_VCO_DENOM 0
|
|
#define CONFIG_HPS_PERPLLGRP_VCO_NUMER 39
|
|
#define CONFIG_HPS_PERPLLGRP_VCO_PSRC 0
|
|
#define CONFIG_HPS_PERPLLGRP_EMAC0CLK_CNT 3
|
|
#define CONFIG_HPS_PERPLLGRP_EMAC1CLK_CNT 511
|
|
#define CONFIG_HPS_PERPLLGRP_PERQSPICLK_CNT 511
|
|
#define CONFIG_HPS_PERPLLGRP_PERNANDSDMMCCLK_CNT 4
|
|
#define CONFIG_HPS_PERPLLGRP_PERBASECLK_CNT 4
|
|
#define CONFIG_HPS_PERPLLGRP_S2FUSER1CLK_CNT 511
|
|
#define CONFIG_HPS_PERPLLGRP_DIV_USBCLK 0
|
|
#define CONFIG_HPS_PERPLLGRP_DIV_SPIMCLK 0
|
|
#define CONFIG_HPS_PERPLLGRP_DIV_CAN0CLK 1
|
|
#define CONFIG_HPS_PERPLLGRP_DIV_CAN1CLK 1
|
|
#define CONFIG_HPS_PERPLLGRP_GPIODIV_GPIODBCLK 6249
|
|
#define CONFIG_HPS_PERPLLGRP_SRC_SDMMC 2
|
|
#define CONFIG_HPS_PERPLLGRP_SRC_NAND 2
|
|
#define CONFIG_HPS_PERPLLGRP_SRC_QSPI 1
|
|
|
|
#define CONFIG_HPS_SDRPLLGRP_VCO_DENOM 0
|
|
#define CONFIG_HPS_SDRPLLGRP_VCO_NUMER 31
|
|
#define CONFIG_HPS_SDRPLLGRP_VCO_SSRC 0
|
|
#define CONFIG_HPS_SDRPLLGRP_DDRDQSCLK_CNT 1
|
|
#define CONFIG_HPS_SDRPLLGRP_DDRDQSCLK_PHASE 0
|
|
#define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_CNT 0
|
|
#define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0
|
|
#define CONFIG_HPS_SDRPLLGRP_DDRDQCLK_CNT 1
|
|
#define CONFIG_HPS_SDRPLLGRP_DDRDQCLK_PHASE 4
|
|
#define CONFIG_HPS_SDRPLLGRP_S2FUSER2CLK_CNT 5
|
|
#define CONFIG_HPS_SDRPLLGRP_S2FUSER2CLK_PHASE 0
|
|
|
|
#define CONFIG_HPS_CLK_OSC1_HZ 25000000
|
|
#define CONFIG_HPS_CLK_OSC2_HZ 25000000
|
|
#define CONFIG_HPS_CLK_F2S_SDR_REF_HZ 0
|
|
#define CONFIG_HPS_CLK_F2S_PER_REF_HZ 0
|
|
#define CONFIG_HPS_CLK_MAINVCO_HZ 1600000000
|
|
#define CONFIG_HPS_CLK_PERVCO_HZ 1000000000
|
|
#define CONFIG_HPS_CLK_SDRVCO_HZ 800000000
|
|
#define CONFIG_HPS_CLK_EMAC0_HZ 250000000
|
|
#define CONFIG_HPS_CLK_EMAC1_HZ 1953125
|
|
#define CONFIG_HPS_CLK_USBCLK_HZ 200000000
|
|
#define CONFIG_HPS_CLK_NAND_HZ 50000000
|
|
#define CONFIG_HPS_CLK_SDMMC_HZ 200000000
|
|
#define CONFIG_HPS_CLK_QSPI_HZ 3125000
|
|
#define CONFIG_HPS_CLK_SPIM_HZ 200000000
|
|
#define CONFIG_HPS_CLK_CAN0_HZ 100000000
|
|
#define CONFIG_HPS_CLK_CAN1_HZ 100000000
|
|
#define CONFIG_HPS_CLK_GPIODB_HZ 32000
|
|
#define CONFIG_HPS_CLK_L4_MP_HZ 100000000
|
|
#define CONFIG_HPS_CLK_L4_SP_HZ 100000000
|
|
|
|
#define CONFIG_HPS_ALTERAGRP_MPUCLK 1
|
|
#define CONFIG_HPS_ALTERAGRP_MAINCLK 3
|
|
#define CONFIG_HPS_ALTERAGRP_DBGATCLK 3
|
|
|
|
|
|
#endif /* __SOCFPGA_PLL_CONFIG_H__ */
|