mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 16:07:30 +00:00
d3daba10f1
AM4372 EPOS EVM has 1GB LPDDR2(Part no: MT42L256M32D2LG-25 WT:A) Adding LPDDR2 init sequence and register details for the same. Below is the brief description of LPDDR2 init sequence: -> Configure VTP -> Configure DDR IO settings -> Disable initialization and refreshes until EMIF registers are programmed. -> Program Timing registers -> Program PHY control and Temp alert and ZQ config registers. -> Enable initialization and refreshes and configure SDRAM CONFIG register -> Wait till initialization is complete and the configure MR registers. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> |
||
---|---|---|
.. | ||
clock.h | ||
clock_ti81xx.h | ||
clocks_am33xx.h | ||
cpu.h | ||
ddr_defs.h | ||
gpio.h | ||
hardware.h | ||
hardware_am33xx.h | ||
hardware_am43xx.h | ||
hardware_ti814x.h | ||
hardware_ti816x.h | ||
i2c.h | ||
mem.h | ||
mmc_host_def.h | ||
mux.h | ||
mux_am33xx.h | ||
mux_am43xx.h | ||
mux_ti814x.h | ||
mux_ti816x.h | ||
omap.h | ||
omap_gpmc.h | ||
spl.h | ||
sys_proto.h |