mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 19:10:13 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
166 lines
3.5 KiB
C
166 lines
3.5 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright 2016 Freescale Semiconductor
|
|
*
|
|
* Freescale LS1046ARDB board-specific CPLD controlling supports.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <asm/io.h>
|
|
#include "cpld.h"
|
|
|
|
u8 cpld_read(unsigned int reg)
|
|
{
|
|
void *p = (void *)CONFIG_SYS_CPLD_BASE;
|
|
|
|
return in_8(p + reg);
|
|
}
|
|
|
|
void cpld_write(unsigned int reg, u8 value)
|
|
{
|
|
void *p = (void *)CONFIG_SYS_CPLD_BASE;
|
|
|
|
out_8(p + reg, value);
|
|
}
|
|
|
|
/* Set the boot bank to the alternate bank */
|
|
void cpld_set_altbank(void)
|
|
{
|
|
u16 reg = CPLD_CFG_RCW_SRC_QSPI;
|
|
u8 reg4 = CPLD_READ(soft_mux_on);
|
|
u8 reg5 = (u8)(reg >> 1);
|
|
u8 reg6 = (u8)(reg & 1);
|
|
u8 reg7 = CPLD_READ(vbank);
|
|
|
|
cpld_rev_bit(®5);
|
|
|
|
CPLD_WRITE(soft_mux_on, reg4 | CPLD_SW_MUX_BANK_SEL | 1);
|
|
|
|
CPLD_WRITE(cfg_rcw_src1, reg5);
|
|
CPLD_WRITE(cfg_rcw_src2, reg6);
|
|
|
|
reg7 = (reg7 & ~CPLD_BANK_SEL_MASK) | CPLD_BANK_SEL_ALTBANK;
|
|
CPLD_WRITE(vbank, reg7);
|
|
|
|
CPLD_WRITE(system_rst, 1);
|
|
}
|
|
|
|
/* Set the boot bank to the default bank */
|
|
void cpld_set_defbank(void)
|
|
{
|
|
u16 reg = CPLD_CFG_RCW_SRC_QSPI;
|
|
u8 reg4 = CPLD_READ(soft_mux_on);
|
|
u8 reg5 = (u8)(reg >> 1);
|
|
u8 reg6 = (u8)(reg & 1);
|
|
|
|
cpld_rev_bit(®5);
|
|
|
|
CPLD_WRITE(soft_mux_on, reg4 | CPLD_SW_MUX_BANK_SEL | 1);
|
|
|
|
CPLD_WRITE(cfg_rcw_src1, reg5);
|
|
CPLD_WRITE(cfg_rcw_src2, reg6);
|
|
|
|
CPLD_WRITE(vbank, 0);
|
|
|
|
CPLD_WRITE(system_rst, 1);
|
|
}
|
|
|
|
void cpld_set_sd(void)
|
|
{
|
|
u16 reg = CPLD_CFG_RCW_SRC_SD;
|
|
u8 reg5 = (u8)(reg >> 1);
|
|
u8 reg6 = (u8)(reg & 1);
|
|
|
|
cpld_rev_bit(®5);
|
|
|
|
CPLD_WRITE(soft_mux_on, 1);
|
|
|
|
CPLD_WRITE(cfg_rcw_src1, reg5);
|
|
CPLD_WRITE(cfg_rcw_src2, reg6);
|
|
|
|
CPLD_WRITE(system_rst, 1);
|
|
}
|
|
|
|
void cpld_select_core_volt(bool en_0v9)
|
|
{
|
|
u8 reg17 = en_0v9;
|
|
|
|
CPLD_WRITE(vdd_en, 1);
|
|
CPLD_WRITE(vdd_sel, reg17);
|
|
}
|
|
|
|
#ifdef DEBUG
|
|
static void cpld_dump_regs(void)
|
|
{
|
|
printf("cpld_ver = %x\n", CPLD_READ(cpld_ver));
|
|
printf("cpld_ver_sub = %x\n", CPLD_READ(cpld_ver_sub));
|
|
printf("pcba_ver = %x\n", CPLD_READ(pcba_ver));
|
|
printf("soft_mux_on = %x\n", CPLD_READ(soft_mux_on));
|
|
printf("cfg_rcw_src1 = %x\n", CPLD_READ(cfg_rcw_src1));
|
|
printf("cfg_rcw_src2 = %x\n", CPLD_READ(cfg_rcw_src2));
|
|
printf("vbank = %x\n", CPLD_READ(vbank));
|
|
printf("sysclk_sel = %x\n", CPLD_READ(sysclk_sel));
|
|
printf("uart_sel = %x\n", CPLD_READ(uart_sel));
|
|
printf("sd1refclk_sel = %x\n", CPLD_READ(sd1refclk_sel));
|
|
printf("rgmii_1588_sel = %x\n", CPLD_READ(rgmii_1588_sel));
|
|
printf("1588_clk_sel = %x\n", CPLD_READ(reg_1588_clk_sel));
|
|
printf("status_led = %x\n", CPLD_READ(status_led));
|
|
printf("sd_emmc = %x\n", CPLD_READ(sd_emmc));
|
|
printf("vdd_en = %x\n", CPLD_READ(vdd_en));
|
|
printf("vdd_sel = %x\n", CPLD_READ(vdd_sel));
|
|
putc('\n');
|
|
}
|
|
#endif
|
|
|
|
void cpld_rev_bit(unsigned char *value)
|
|
{
|
|
u8 rev_val, val;
|
|
int i;
|
|
|
|
val = *value;
|
|
rev_val = val & 1;
|
|
for (i = 1; i <= 7; i++) {
|
|
val >>= 1;
|
|
rev_val <<= 1;
|
|
rev_val |= val & 1;
|
|
}
|
|
|
|
*value = rev_val;
|
|
}
|
|
|
|
int do_cpld(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
int rc = 0;
|
|
|
|
if (argc <= 1)
|
|
return cmd_usage(cmdtp);
|
|
|
|
if (strcmp(argv[1], "reset") == 0) {
|
|
if (strcmp(argv[2], "altbank") == 0)
|
|
cpld_set_altbank();
|
|
else if (strcmp(argv[2], "sd") == 0)
|
|
cpld_set_sd();
|
|
else
|
|
cpld_set_defbank();
|
|
#ifdef DEBUG
|
|
} else if (strcmp(argv[1], "dump") == 0) {
|
|
cpld_dump_regs();
|
|
#endif
|
|
} else {
|
|
rc = cmd_usage(cmdtp);
|
|
}
|
|
|
|
return rc;
|
|
}
|
|
|
|
U_BOOT_CMD(
|
|
cpld, CONFIG_SYS_MAXARGS, 1, do_cpld,
|
|
"Reset the board or alternate bank",
|
|
"reset: reset to default bank\n"
|
|
"cpld reset altbank: reset to alternate bank\n"
|
|
"cpld reset sd: reset to boot from SD card\n"
|
|
#ifdef DEBUG
|
|
"cpld dump - display the CPLD registers\n"
|
|
#endif
|
|
);
|