mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 03:08:31 +00:00
d23ff6827d
This patch allows U-Boot to use buffered writes to the Spansion NOR flash installed on this board, and eliminates long delays in network transfers after the board startup. Also modify flash layout to embed main and redundant environment blocks in the U-Boot image. Signed-off-by: Guennadi Liakhovetski <lg@denx.de>
94 lines
2.5 KiB
C
94 lines
2.5 KiB
C
/*
|
|
* Copyright (C) 2008, Guennadi Liakhovetski <lg@denx.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/mx31.h>
|
|
#include <asm/arch/mx31-regs.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int dram_init (void)
|
|
{
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_init (void)
|
|
{
|
|
int i;
|
|
|
|
/* CS0: Nor Flash */
|
|
/*
|
|
* CS0L and CS0A values are from the RedBoot sources by Freescale
|
|
* and are also equal to those used by Sascha Hauer for the Phytec
|
|
* i.MX31 board. CS0U is just a slightly optimized hardware default:
|
|
* the only non-zero field "Wait State Control" is set to half the
|
|
* default value.
|
|
*/
|
|
__REG(CSCR_U(0)) = 0x00000f00;
|
|
__REG(CSCR_L(0)) = 0x10000D03;
|
|
__REG(CSCR_A(0)) = 0x00720900;
|
|
|
|
/* setup pins for UART1 */
|
|
mx31_gpio_mux(MUX_RXD1__UART1_RXD_MUX);
|
|
mx31_gpio_mux(MUX_TXD1__UART1_TXD_MUX);
|
|
mx31_gpio_mux(MUX_RTS1__UART1_RTS_B);
|
|
mx31_gpio_mux(MUX_RTS1__UART1_CTS_B);
|
|
|
|
/* PBC setup */
|
|
/* Enable UART transceivers also reset the Ethernet/external UART */
|
|
readw(CS4_BASE + 4);
|
|
|
|
writew(0x8023, CS4_BASE + 4);
|
|
|
|
/* RedBoot also has an empty loop with 100000 iterations here -
|
|
* clock doesn't run yet */
|
|
for (i = 0; i < 100000; i++)
|
|
;
|
|
|
|
/* Clear the reset, toggle the LEDs */
|
|
writew(0xDF, CS4_BASE + 6);
|
|
|
|
/* clock still doesn't run */
|
|
for (i = 0; i < 100000; i++)
|
|
;
|
|
|
|
/* See 1.5.4 in IMX31ADSE_PERI_BUS_CNTRL_CPLD_RM.pdf */
|
|
readb(CS4_BASE + 8);
|
|
readb(CS4_BASE + 7);
|
|
readb(CS4_BASE + 8);
|
|
readb(CS4_BASE + 7);
|
|
|
|
gd->bd->bi_arch_number = 447; /* board id for linux */
|
|
gd->bd->bi_boot_params = 0x80000100; /* adress of boot parameters */
|
|
|
|
return 0;
|
|
}
|
|
|
|
int checkboard (void)
|
|
{
|
|
printf("Board: MX31ADS\n");
|
|
return 0;
|
|
}
|