mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-13 06:42:56 +00:00
f0f3762cb7
Taking into account the Amlogic Family name starts with GX, including the GXBB, GXL and GXM SoCs. Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
64 lines
1.3 KiB
C
64 lines
1.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2016 Beniamino Galvani <b.galvani@gmail.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <environment.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/gx.h>
|
|
#include <asm/arch/sm.h>
|
|
#include <asm/arch/eth.h>
|
|
#include <asm/arch/mem.h>
|
|
|
|
#define EFUSE_SN_OFFSET 20
|
|
#define EFUSE_SN_SIZE 16
|
|
#define EFUSE_MAC_OFFSET 52
|
|
#define EFUSE_MAC_SIZE 6
|
|
|
|
int board_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int misc_init_r(void)
|
|
{
|
|
u8 mac_addr[EFUSE_MAC_SIZE];
|
|
char serial[EFUSE_SN_SIZE];
|
|
ssize_t len;
|
|
|
|
meson_gx_eth_init(PHY_INTERFACE_MODE_RGMII, 0);
|
|
|
|
/* Enable power and clock gate */
|
|
setbits_le32(GX_GCLK_MPEG_0, GX_GCLK_MPEG_0_I2C);
|
|
|
|
/* Reset PHY on GPIOZ_14 */
|
|
clrbits_le32(GX_GPIO_EN(3), BIT(14));
|
|
clrbits_le32(GX_GPIO_OUT(3), BIT(14));
|
|
mdelay(10);
|
|
setbits_le32(GX_GPIO_OUT(3), BIT(14));
|
|
|
|
if (!eth_env_get_enetaddr("ethaddr", mac_addr)) {
|
|
len = meson_sm_read_efuse(EFUSE_MAC_OFFSET,
|
|
mac_addr, EFUSE_MAC_SIZE);
|
|
if (len == EFUSE_MAC_SIZE && is_valid_ethaddr(mac_addr))
|
|
eth_env_set_enetaddr("ethaddr", mac_addr);
|
|
}
|
|
|
|
if (!env_get("serial#")) {
|
|
len = meson_sm_read_efuse(EFUSE_SN_OFFSET, serial,
|
|
EFUSE_SN_SIZE);
|
|
if (len == EFUSE_SN_SIZE)
|
|
env_set("serial#", serial);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int ft_board_setup(void *blob, bd_t *bd)
|
|
{
|
|
meson_gx_init_reserved_memory(blob);
|
|
|
|
return 0;
|
|
}
|