Simon Glass d188b18f65 x86: Refactor PCI to permit alternate init ... We want access PCI earlier in the init sequence, so refactor the code so that it does not require use of a BSS variable to work. This will allow us to use early malloc() to store information about a PCI hose. Common PCI code moves to arch/x86/cpu/pci.c and a new board_pci_setup_hose() function is provided by boards to set up the (single) hose used by that board. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>		2014-11-21 07:34:11 +01:00
..
coreboot	x86: Refactor PCI to permit alternate init	2014-11-21 07:34:11 +01:00
ivybridge	x86: chromebook_link: Implement CAR support (cache as RAM)	2014-11-21 07:34:11 +01:00
call64.S	x86: Add support for starting 64-bit kernel	2014-10-28 20:43:47 -06:00
config.mk	kconfig: delete redundant CONFIG_${ARCH} definition	2014-07-30 14:42:02 -04:00
cpu.c	x86: Replace fill_processor_name() with cpu_get_name()	2014-11-21 07:24:12 +01:00
interrupts.c	x86: Fix up some missing prototypes	2014-11-21 07:24:09 +01:00
Makefile	x86: Refactor PCI to permit alternate init	2014-11-21 07:34:11 +01:00
pci.c	x86: Refactor PCI to permit alternate init	2014-11-21 07:34:11 +01:00
resetvec.S	Add GPL-2.0+ SPDX-License-Identifier to source files	2013-07-24 09:44:38 -04:00
start.S	x86: Emit post codes in startup code for Chromebooks	2014-11-21 07:34:11 +01:00
start16.S	x86: Save the BIST value on reset	2014-11-21 07:24:10 +01:00
u-boot.lds	Add GPL-2.0+ SPDX-License-Identifier to source files	2013-07-24 09:44:38 -04:00