mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
f56348af5d
The purpose of this patch is to prepare for adding the OMAP4 architecture, which is Cortex A9 Cortex A8 and A9 both belong to the armv7 architecture, hence the name change. The two architectures are similar enough that substantial code can be shared. Signed-off-by: Aneesh V <aneesh@ti.com> Signed-off-by: Steve Sakoman <steve@sakoman.com> Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com>
50 lines
1.5 KiB
C
50 lines
1.5 KiB
C
/*
|
|
* needed for arch/arm/cpu/armv7/mx51/lowlevel_init.S
|
|
*
|
|
* These should be auto-generated
|
|
*/
|
|
/* CCM */
|
|
#define CLKCTL_CCR 0x00
|
|
#define CLKCTL_CCDR 0x04
|
|
#define CLKCTL_CSR 0x08
|
|
#define CLKCTL_CCSR 0x0C
|
|
#define CLKCTL_CACRR 0x10
|
|
#define CLKCTL_CBCDR 0x14
|
|
#define CLKCTL_CBCMR 0x18
|
|
#define CLKCTL_CSCMR1 0x1C
|
|
#define CLKCTL_CSCMR2 0x20
|
|
#define CLKCTL_CSCDR1 0x24
|
|
#define CLKCTL_CS1CDR 0x28
|
|
#define CLKCTL_CS2CDR 0x2C
|
|
#define CLKCTL_CDCDR 0x30
|
|
#define CLKCTL_CHSCCDR 0x34
|
|
#define CLKCTL_CSCDR2 0x38
|
|
#define CLKCTL_CSCDR3 0x3C
|
|
#define CLKCTL_CSCDR4 0x40
|
|
#define CLKCTL_CWDR 0x44
|
|
#define CLKCTL_CDHIPR 0x48
|
|
#define CLKCTL_CDCR 0x4C
|
|
#define CLKCTL_CTOR 0x50
|
|
#define CLKCTL_CLPCR 0x54
|
|
#define CLKCTL_CISR 0x58
|
|
#define CLKCTL_CIMR 0x5C
|
|
#define CLKCTL_CCOSR 0x60
|
|
#define CLKCTL_CGPR 0x64
|
|
#define CLKCTL_CCGR0 0x68
|
|
#define CLKCTL_CCGR1 0x6C
|
|
#define CLKCTL_CCGR2 0x70
|
|
#define CLKCTL_CCGR3 0x74
|
|
#define CLKCTL_CCGR4 0x78
|
|
#define CLKCTL_CCGR5 0x7C
|
|
#define CLKCTL_CCGR6 0x80
|
|
#define CLKCTL_CMEOR 0x84
|
|
|
|
/* DPLL */
|
|
#define PLL_DP_CTL 0x00
|
|
#define PLL_DP_CONFIG 0x04
|
|
#define PLL_DP_OP 0x08
|
|
#define PLL_DP_MFD 0x0C
|
|
#define PLL_DP_MFN 0x10
|
|
#define PLL_DP_HFS_OP 0x1C
|
|
#define PLL_DP_HFS_MFD 0x20
|
|
#define PLL_DP_HFS_MFN 0x24
|