mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 19:10:13 +00:00
0aefc0b0c7
Setup the clocks for the gmac ethernet interface. This assumes the mac clock is fed by an external clock which is common on RK3288 based devices. Signed-off-by: Sjoerd Simons <sjoerd.simons@collabora.co.uk> Reviewed-by: Simon Glass <sjg@chromium.org>
214 lines
3.9 KiB
C
214 lines
3.9 KiB
C
/*
|
|
* (C) Copyright 2015 Google, Inc
|
|
*
|
|
* (C) Copyright 2008-2014 Rockchip Electronics
|
|
* Peter, Software Engineering, <superpeter.cai@gmail.com>.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#ifndef _ASM_ARCH_CRU_RK3288_H
|
|
#define _ASM_ARCH_CRU_RK3288_H
|
|
|
|
#define OSC_HZ (24 * 1000 * 1000)
|
|
|
|
#define APLL_HZ (1800 * 1000000)
|
|
#define GPLL_HZ (594 * 1000000)
|
|
#define CPLL_HZ (384 * 1000000)
|
|
#define NPLL_HZ (384 * 1000000)
|
|
|
|
/* The SRAM is clocked off aclk_bus, so we want to max it out for boot speed */
|
|
#define PD_BUS_ACLK_HZ 297000000
|
|
#define PD_BUS_HCLK_HZ 148500000
|
|
#define PD_BUS_PCLK_HZ 74250000
|
|
|
|
#define PERI_ACLK_HZ 148500000
|
|
#define PERI_HCLK_HZ 148500000
|
|
#define PERI_PCLK_HZ 74250000
|
|
|
|
struct rk3288_cru {
|
|
struct rk3288_pll {
|
|
u32 con0;
|
|
u32 con1;
|
|
u32 con2;
|
|
u32 con3;
|
|
} pll[5];
|
|
u32 cru_mode_con;
|
|
u32 reserved0[3];
|
|
u32 cru_clksel_con[43];
|
|
u32 reserved1[21];
|
|
u32 cru_clkgate_con[19];
|
|
u32 reserved2;
|
|
u32 cru_glb_srst_fst_value;
|
|
u32 cru_glb_srst_snd_value;
|
|
u32 cru_softrst_con[12];
|
|
u32 cru_misc_con;
|
|
u32 cru_glb_cnt_th;
|
|
u32 cru_glb_rst_con;
|
|
u32 reserved3;
|
|
u32 cru_glb_rst_st;
|
|
u32 reserved4;
|
|
u32 cru_sdmmc_con[2];
|
|
u32 cru_sdio0_con[2];
|
|
u32 cru_sdio1_con[2];
|
|
u32 cru_emmc_con[2];
|
|
};
|
|
check_member(rk3288_cru, cru_emmc_con[1], 0x021c);
|
|
|
|
/* CRU_CLKSEL11_CON */
|
|
enum {
|
|
HSICPHY_DIV_SHIFT = 8,
|
|
HSICPHY_DIV_MASK = 0x3f,
|
|
|
|
MMC0_PLL_SHIFT = 6,
|
|
MMC0_PLL_MASK = 3,
|
|
MMC0_PLL_SELECT_CODEC = 0,
|
|
MMC0_PLL_SELECT_GENERAL,
|
|
MMC0_PLL_SELECT_24MHZ,
|
|
|
|
MMC0_DIV_SHIFT = 0,
|
|
MMC0_DIV_MASK = 0x3f,
|
|
};
|
|
|
|
/* CRU_CLKSEL12_CON */
|
|
enum {
|
|
EMMC_PLL_SHIFT = 0xe,
|
|
EMMC_PLL_MASK = 3,
|
|
EMMC_PLL_SELECT_CODEC = 0,
|
|
EMMC_PLL_SELECT_GENERAL,
|
|
EMMC_PLL_SELECT_24MHZ,
|
|
|
|
EMMC_DIV_SHIFT = 8,
|
|
EMMC_DIV_MASK = 0x3f,
|
|
|
|
SDIO0_PLL_SHIFT = 6,
|
|
SDIO0_PLL_MASK = 3,
|
|
SDIO0_PLL_SELECT_CODEC = 0,
|
|
SDIO0_PLL_SELECT_GENERAL,
|
|
SDIO0_PLL_SELECT_24MHZ,
|
|
|
|
SDIO0_DIV_SHIFT = 0,
|
|
SDIO0_DIV_MASK = 0x3f,
|
|
};
|
|
|
|
/* CRU_CLKSEL21_CON */
|
|
enum {
|
|
MAC_DIV_CON_SHIFT = 0xf,
|
|
MAC_DIV_CON_MASK = 0x1f,
|
|
|
|
RMII_EXTCLK_SHIFT = 4,
|
|
RMII_EXTCLK_MASK = 1,
|
|
RMII_EXTCLK_SELECT_INT_DIV_CLK = 0,
|
|
RMII_EXTCLK_SELECT_EXT_CLK = 1,
|
|
|
|
EMAC_PLL_SHIFT = 0,
|
|
EMAC_PLL_MASK = 0x3,
|
|
EMAC_PLL_SELECT_NEW = 0x0,
|
|
EMAC_PLL_SELECT_CODEC = 0x1,
|
|
EMAC_PLL_SELECT_GENERAL = 0x2,
|
|
};
|
|
|
|
/* CRU_CLKSEL25_CON */
|
|
enum {
|
|
SPI1_PLL_SHIFT = 0xf,
|
|
SPI1_PLL_MASK = 1,
|
|
SPI1_PLL_SELECT_CODEC = 0,
|
|
SPI1_PLL_SELECT_GENERAL,
|
|
|
|
SPI1_DIV_SHIFT = 8,
|
|
SPI1_DIV_MASK = 0x7f,
|
|
|
|
SPI0_PLL_SHIFT = 7,
|
|
SPI0_PLL_MASK = 1,
|
|
SPI0_PLL_SELECT_CODEC = 0,
|
|
SPI0_PLL_SELECT_GENERAL,
|
|
|
|
SPI0_DIV_SHIFT = 0,
|
|
SPI0_DIV_MASK = 0x7f,
|
|
};
|
|
|
|
/* CRU_CLKSEL37_CON */
|
|
enum {
|
|
PCLK_CORE_DBG_DIV_SHIFT = 9,
|
|
PCLK_CORE_DBG_DIV_MASK = 0x1f,
|
|
|
|
ATCLK_CORE_DIV_CON_SHIFT = 4,
|
|
ATCLK_CORE_DIV_CON_MASK = 0x1f,
|
|
|
|
CLK_L2RAM_DIV_SHIFT = 0,
|
|
CLK_L2RAM_DIV_MASK = 7,
|
|
};
|
|
|
|
/* CRU_CLKSEL39_CON */
|
|
enum {
|
|
ACLK_HEVC_PLL_SHIFT = 0xe,
|
|
ACLK_HEVC_PLL_MASK = 3,
|
|
ACLK_HEVC_PLL_SELECT_CODEC = 0,
|
|
ACLK_HEVC_PLL_SELECT_GENERAL,
|
|
ACLK_HEVC_PLL_SELECT_NEW,
|
|
|
|
ACLK_HEVC_DIV_SHIFT = 8,
|
|
ACLK_HEVC_DIV_MASK = 0x1f,
|
|
|
|
SPI2_PLL_SHIFT = 7,
|
|
SPI2_PLL_MASK = 1,
|
|
SPI2_PLL_SELECT_CODEC = 0,
|
|
SPI2_PLL_SELECT_GENERAL,
|
|
|
|
SPI2_DIV_SHIFT = 0,
|
|
SPI2_DIV_MASK = 0x7f,
|
|
};
|
|
|
|
/* CRU_MODE_CON */
|
|
enum {
|
|
NPLL_MODE_SHIFT = 0xe,
|
|
NPLL_MODE_MASK = 3,
|
|
NPLL_MODE_SLOW = 0,
|
|
NPLL_MODE_NORMAL,
|
|
NPLL_MODE_DEEP,
|
|
|
|
GPLL_MODE_SHIFT = 0xc,
|
|
GPLL_MODE_MASK = 3,
|
|
GPLL_MODE_SLOW = 0,
|
|
GPLL_MODE_NORMAL,
|
|
GPLL_MODE_DEEP,
|
|
|
|
CPLL_MODE_SHIFT = 8,
|
|
CPLL_MODE_MASK = 3,
|
|
CPLL_MODE_SLOW = 0,
|
|
CPLL_MODE_NORMAL,
|
|
CPLL_MODE_DEEP,
|
|
|
|
DPLL_MODE_SHIFT = 4,
|
|
DPLL_MODE_MASK = 3,
|
|
DPLL_MODE_SLOW = 0,
|
|
DPLL_MODE_NORMAL,
|
|
DPLL_MODE_DEEP,
|
|
|
|
APLL_MODE_SHIFT = 0,
|
|
APLL_MODE_MASK = 3,
|
|
APLL_MODE_SLOW = 0,
|
|
APLL_MODE_NORMAL,
|
|
APLL_MODE_DEEP,
|
|
};
|
|
|
|
/* CRU_APLL_CON0 */
|
|
enum {
|
|
CLKR_SHIFT = 8,
|
|
CLKR_MASK = 0x3f,
|
|
|
|
CLKOD_SHIFT = 0,
|
|
CLKOD_MASK = 0xf,
|
|
};
|
|
|
|
/* CRU_APLL_CON1 */
|
|
enum {
|
|
LOCK_SHIFT = 0x1f,
|
|
LOCK_MASK = 1,
|
|
LOCK_UNLOCK = 0,
|
|
LOCK_LOCK,
|
|
|
|
CLKF_SHIFT = 0,
|
|
CLKF_MASK = 0x1fff,
|
|
};
|
|
|
|
#endif
|