mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 18:28:55 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
87 lines
2 KiB
C
87 lines
2 KiB
C
/*
|
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
|
*
|
|
* Parts are shamelessly stolen from various TI sources, original copyright
|
|
* follows:
|
|
* -----------------------------------------------------------------
|
|
*
|
|
* Copyright (C) 2004 Texas Instruments.
|
|
*
|
|
* ----------------------------------------------------------------------------
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
* ----------------------------------------------------------------------------
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <nand.h>
|
|
#include <asm/arch/nand_defs.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/arch/davinci_misc.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int board_init(void)
|
|
{
|
|
/* address of boot parameters */
|
|
gd->bd->bi_boot_params = LINUX_BOOT_PARAM_ADDR;
|
|
|
|
/* Configure AEMIF pins (although this should be configured at boot time
|
|
* with pull-up/pull-down resistors) */
|
|
REG(PINMUX0) = 0x00000c1f;
|
|
|
|
davinci_errata_workarounds();
|
|
|
|
/* Power on required peripherals */
|
|
lpsc_on(DAVINCI_LPSC_GPIO);
|
|
|
|
#if !defined(CONFIG_SYS_USE_DSPLINK)
|
|
/* Powerup the DSP */
|
|
dsp_on();
|
|
#endif /* CONFIG_SYS_USE_DSPLINK */
|
|
|
|
davinci_enable_uart0();
|
|
davinci_enable_emac();
|
|
davinci_enable_i2c();
|
|
|
|
lpsc_on(DAVINCI_LPSC_TIMER1);
|
|
timer_init();
|
|
|
|
return(0);
|
|
}
|
|
|
|
int misc_init_r(void)
|
|
{
|
|
uint8_t eeprom_enetaddr[6];
|
|
|
|
/* Read Ethernet MAC address from EEPROM if available. */
|
|
if (dvevm_read_mac_address(eeprom_enetaddr))
|
|
davinci_sync_env_enetaddr(eeprom_enetaddr);
|
|
|
|
return(0);
|
|
}
|
|
|
|
#ifdef CONFIG_NAND_DAVINCI
|
|
|
|
/* Set WP on deselect, write enable on select */
|
|
static void nand_sonata_select_chip(struct mtd_info *mtd, int chip)
|
|
{
|
|
#define GPIO_SET_DATA01 0x01c67018
|
|
#define GPIO_CLR_DATA01 0x01c6701c
|
|
#define GPIO_NAND_WP (1 << 4)
|
|
#ifdef SONATA_BOARD_GPIOWP
|
|
if (chip < 0) {
|
|
REG(GPIO_CLR_DATA01) |= GPIO_NAND_WP;
|
|
} else {
|
|
REG(GPIO_SET_DATA01) |= GPIO_NAND_WP;
|
|
}
|
|
#endif
|
|
}
|
|
|
|
int board_nand_init(struct nand_chip *nand)
|
|
{
|
|
davinci_nand_init(nand);
|
|
nand->select_chip = nand_sonata_select_chip;
|
|
return 0;
|
|
}
|
|
|
|
#endif /* CONFIG_NAND_DAVINCI */
|