mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 20:54:31 +00:00
93a0ea501e
This patch moves mx31 to the common timer functions added in commit
8dfafdd - Introduce common timer functions <Rob Herring>
The (removed) mx31 timer code (specifically __udelay()) could deadlock at
the 32-bit boundary of get_ticks(). get_ticks() returned a 32-bit value
cast up to a 64-bit value. If get_ticks() + tmo in __udelay() crossed
the 32-bit boundary, the while condition became unconditionally true and
locks the processor. Rather than patch the specific mx31 issues, simply
move everything over to the common code.
Signed-off-by: Andrew Ruder <andrew.ruder@elecsyscorp.com>
Cc: Marek Vasut <marex@denx.de>
Cc: Linus Walleij <linus.walleij@linaro.org>
Cc: Wolfgang Denk <wd@denx.de>
Cc: Fabio Estevam <fabio.estevam@freescale.com>
Cc: Helmut Raiger <helmut.raiger@hale.at>
47 lines
1.1 KiB
C
47 lines
1.1 KiB
C
/*
|
|
* (C) Copyright 2007
|
|
* Sascha Hauer, Pengutronix
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/io.h>
|
|
|
|
#define TIMER_BASE 0x53f90000 /* General purpose timer 1 */
|
|
|
|
/* General purpose timers registers */
|
|
#define GPTCR __REG(TIMER_BASE) /* Control register */
|
|
#define GPTPR __REG(TIMER_BASE + 0x4) /* Prescaler register */
|
|
#define GPTSR __REG(TIMER_BASE + 0x8) /* Status register */
|
|
#define GPTCNT __REG(TIMER_BASE + 0x24) /* Counter register */
|
|
|
|
/* General purpose timers bitfields */
|
|
#define GPTCR_SWR (1 << 15) /* Software reset */
|
|
#define GPTCR_FRR (1 << 9) /* Freerun / restart */
|
|
#define GPTCR_CLKSOURCE_32 (4 << 6) /* Clock source */
|
|
#define GPTCR_TEN 1 /* Timer enable */
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
/* The 32768Hz 32-bit timer overruns in 131072 seconds */
|
|
int timer_init(void)
|
|
{
|
|
int i;
|
|
|
|
/* setup GP Timer 1 */
|
|
GPTCR = GPTCR_SWR;
|
|
for (i = 0; i < 100; i++)
|
|
GPTCR = 0; /* We have no udelay by now */
|
|
GPTPR = 0; /* 32Khz */
|
|
/* Freerun Mode, PERCLK1 input */
|
|
GPTCR |= GPTCR_CLKSOURCE_32 | GPTCR_TEN;
|
|
|
|
return 0;
|
|
}
|
|
|
|
unsigned long timer_read_counter(void)
|
|
{
|
|
return GPTCNT;
|
|
}
|