mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 22:03:15 +00:00
ae79c1d01f
The CONFIG_SATAPWR Kconfig symbol was used to point to a GPIO that enables the power for a SATA harddisk. In the DT this is described with the target-supply property in the AHCI DT node, pointing to a (GPIO controlled) regulator. Since we need SATA only in U-Boot proper, and use a DM driver for AHCI there, we should use the DT instead of hardcoding this. Add code to the sunxi AHCI driver to check the DT for that regulator and enable it, at probe time. Then drop the current code from board.c, which was doing that job before. This allows us to remove the SATAPWR Kconfig definition and the respective values from the defconfigs. We also select the generic fixed regulator driver, which handles those GPIO controlled regulators. Please note that the OrangePi Plus is a bit special here, it's a H3 board without native SATA, but with a USB-to-SATA bridge. The DT models the SATA power via a VBUS supply regulator, which we don't parse yet in the USB PHY driver. Use the hardcoded CONFIG_USB3_VBUS_PIN for that board meanwhile. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Sam Edwards <CFSworks@gmail.com> Reviewed-by: Samuel Holland <samuel@sholland.org>
136 lines
3 KiB
C
136 lines
3 KiB
C
#include <common.h>
|
|
#include <ahci.h>
|
|
#include <dm.h>
|
|
#include <log.h>
|
|
#include <scsi.h>
|
|
#include <errno.h>
|
|
#include <asm/io.h>
|
|
#include <asm/gpio.h>
|
|
#include <linux/delay.h>
|
|
#include <power/regulator.h>
|
|
|
|
#define AHCI_PHYCS0R 0x00c0
|
|
#define AHCI_PHYCS1R 0x00c4
|
|
#define AHCI_PHYCS2R 0x00c8
|
|
#define AHCI_RWCR 0x00fc
|
|
|
|
/* This magic PHY initialisation was taken from the Allwinner releases
|
|
* and Linux driver, but is completely undocumented.
|
|
*/
|
|
static int sunxi_ahci_phy_init(u8 *reg_base)
|
|
{
|
|
u32 reg_val;
|
|
int timeout;
|
|
|
|
writel(0, reg_base + AHCI_RWCR);
|
|
mdelay(5);
|
|
|
|
setbits_le32(reg_base + AHCI_PHYCS1R, 0x1 << 19);
|
|
clrsetbits_le32(reg_base + AHCI_PHYCS0R,
|
|
(0x7 << 24),
|
|
(0x5 << 24) | (0x1 << 23) | (0x1 << 18));
|
|
clrsetbits_le32(reg_base + AHCI_PHYCS1R,
|
|
(0x3 << 16) | (0x1f << 8) | (0x3 << 6),
|
|
(0x2 << 16) | (0x6 << 8) | (0x2 << 6));
|
|
setbits_le32(reg_base + AHCI_PHYCS1R, (0x1 << 28) | (0x1 << 15));
|
|
clrbits_le32(reg_base + AHCI_PHYCS1R, (0x1 << 19));
|
|
clrsetbits_le32(reg_base + AHCI_PHYCS0R, (0x7 << 20), (0x3 << 20));
|
|
clrsetbits_le32(reg_base + AHCI_PHYCS2R, (0x1f << 5), (0x19 << 5));
|
|
mdelay(5);
|
|
|
|
setbits_le32(reg_base + AHCI_PHYCS0R, (0x1 << 19));
|
|
|
|
timeout = 250; /* Power up takes approx 50 us */
|
|
for (;;) {
|
|
reg_val = readl(reg_base + AHCI_PHYCS0R) & (0x7 << 28);
|
|
if (reg_val == (0x2 << 28))
|
|
break;
|
|
if (--timeout == 0) {
|
|
printf("AHCI PHY power up failed.\n");
|
|
return -EIO;
|
|
}
|
|
udelay(1);
|
|
};
|
|
|
|
setbits_le32(reg_base + AHCI_PHYCS2R, (0x1 << 24));
|
|
|
|
timeout = 100; /* Calibration takes approx 10 us */
|
|
for (;;) {
|
|
reg_val = readl(reg_base + AHCI_PHYCS2R) & (0x1 << 24);
|
|
if (reg_val == 0x0)
|
|
break;
|
|
if (--timeout == 0) {
|
|
printf("AHCI PHY calibration failed.\n");
|
|
return -EIO;
|
|
}
|
|
udelay(1);
|
|
}
|
|
|
|
mdelay(15);
|
|
|
|
writel(0x7, reg_base + AHCI_RWCR);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int sunxi_sata_probe(struct udevice *dev)
|
|
{
|
|
struct udevice *reg_dev;
|
|
ulong base;
|
|
u8 *reg;
|
|
int ret;
|
|
|
|
base = dev_read_addr(dev);
|
|
if (base == FDT_ADDR_T_NONE) {
|
|
debug("%s: Failed to find address\n", __func__);
|
|
return -EINVAL;
|
|
}
|
|
reg = (u8 *)base;
|
|
ret = sunxi_ahci_phy_init(reg);
|
|
if (ret) {
|
|
debug("%s: Failed to init phy (err=%d)\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = device_get_supply_regulator(dev, "target-supply", ®_dev);
|
|
if (ret == 0) {
|
|
regulator_set_enable(reg_dev, true);
|
|
mdelay(500);
|
|
}
|
|
|
|
ret = ahci_probe_scsi(dev, base);
|
|
if (ret) {
|
|
debug("%s: Failed to probe (err=%d)\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int sunxi_sata_bind(struct udevice *dev)
|
|
{
|
|
struct udevice *scsi_dev;
|
|
int ret;
|
|
|
|
ret = ahci_bind_scsi(dev, &scsi_dev);
|
|
if (ret) {
|
|
debug("%s: Failed to bind (err=%d)\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct udevice_id sunxi_ahci_ids[] = {
|
|
{ .compatible = "allwinner,sun4i-a10-ahci" },
|
|
{ .compatible = "allwinner,sun8i-r40-ahci" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(ahci_sunxi_drv) = {
|
|
.name = "ahci_sunxi",
|
|
.id = UCLASS_AHCI,
|
|
.of_match = sunxi_ahci_ids,
|
|
.bind = sunxi_sata_bind,
|
|
.probe = sunxi_sata_probe,
|
|
};
|