mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 01:38:22 +00:00
263 lines
7.4 KiB
C
263 lines
7.4 KiB
C
/*
|
|
* Aeronix Zipit Z2 configuration file
|
|
*
|
|
* Copyright (C) 2009-2010 Marek Vasut <marek.vasut@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Board Configuration Options
|
|
*/
|
|
#define CONFIG_PXA27X 1 /* Marvell PXA270 CPU */
|
|
#define CONFIG_ZIPITZ2 1 /* Zipit Z2 board */
|
|
|
|
#undef BOARD_LATE_INIT
|
|
#undef CONFIG_SKIP_RELOCATE_UBOOT
|
|
#undef CONFIG_USE_IRQ
|
|
#undef CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
/*
|
|
* Environment settings
|
|
*/
|
|
#define CONFIG_ENV_OVERWRITE
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
#define CONFIG_ENV_ADDR 0x40000
|
|
#define CONFIG_ENV_SIZE 0x20000
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (128*1024)
|
|
#define CONFIG_SYS_GBL_DATA_SIZE 512
|
|
#define CONFIG_ARCH_CPU_INIT
|
|
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"if mmc init && fatload mmc 0 0xa0000000 uboot.script ; then " \
|
|
"source 0xa0000000; " \
|
|
"else " \
|
|
"bootm 0x60000; " \
|
|
"fi; "
|
|
#define CONFIG_BOOTARGS \
|
|
"console=tty0 console=ttyS2,115200 fbcon=rotate:3"
|
|
#define CONFIG_TIMESTAMP
|
|
#define CONFIG_BOOTDELAY 2 /* Autoboot delay */
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_SYS_TEXT_BASE 0x0
|
|
#define CONFIG_LZMA /* LZMA compression support */
|
|
|
|
/*
|
|
* Serial Console Configuration
|
|
* STUART - the lower serial port on Colibri board
|
|
*/
|
|
#define CONFIG_PXA_SERIAL
|
|
#define CONFIG_STUART 1
|
|
#define CONFIG_BAUDRATE 115200
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
|
|
|
|
/*
|
|
* Bootloader Components Configuration
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#undef CONFIG_CMD_NET
|
|
#define CONFIG_CMD_ENV
|
|
#undef CONFIG_CMD_IMLS
|
|
#define CONFIG_CMD_MMC
|
|
#define CONFIG_CMD_SPI
|
|
|
|
/*
|
|
* MMC Card Configuration
|
|
*/
|
|
#ifdef CONFIG_CMD_MMC
|
|
#define CONFIG_MMC
|
|
#define CONFIG_PXA_MMC
|
|
#define CONFIG_SYS_MMC_BASE 0xF0000000
|
|
#define CONFIG_CMD_FAT
|
|
#define CONFIG_CMD_EXT2
|
|
#define CONFIG_DOS_PARTITION
|
|
#endif
|
|
|
|
/*
|
|
* SPI and LCD
|
|
*/
|
|
#ifdef CONFIG_CMD_SPI
|
|
#define CONFIG_SOFT_SPI
|
|
#define CONFIG_LCD
|
|
#define CONFIG_LMS283GF05
|
|
#define CONFIG_VIDEO_LOGO
|
|
#define CONFIG_CMD_BMP
|
|
#define CONFIG_SPLASH_SCREEN
|
|
#define CONFIG_SPLASH_SCREEN_ALIGN
|
|
#define CONFIG_VIDEO_BMP_GZIP
|
|
#define CONFIG_VIDEO_BMP_RLE8
|
|
#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20)
|
|
#undef SPI_INIT
|
|
|
|
#define SPI_DELAY udelay(10)
|
|
#define SPI_SDA(val) zipitz2_spi_sda(val)
|
|
#define SPI_SCL(val) zipitz2_spi_scl(val)
|
|
#define SPI_READ zipitz2_spi_read()
|
|
#ifndef __ASSEMBLY__
|
|
void zipitz2_spi_sda(int);
|
|
void zipitz2_spi_scl(int);
|
|
unsigned char zipitz2_spi_read(void);
|
|
#endif
|
|
#endif
|
|
|
|
/*
|
|
* KGDB
|
|
*/
|
|
#ifdef CONFIG_CMD_KGDB
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
|
#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
|
|
#endif
|
|
|
|
/*
|
|
* HUSH Shell Configuration
|
|
*/
|
|
#define CONFIG_SYS_HUSH_PARSER 1
|
|
#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
|
|
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
#ifdef CONFIG_SYS_HUSH_PARSER
|
|
#define CONFIG_SYS_PROMPT "$ " /* Monitor Command Prompt */
|
|
#else
|
|
#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
|
|
#endif
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
#define CONFIG_SYS_DEVICE_NULLDEV 1
|
|
|
|
/*
|
|
* Clock Configuration
|
|
*/
|
|
#undef CONFIG_SYS_CLKS_IN_HZ
|
|
#define CONFIG_SYS_HZ 3250000 /* Timer @ 3250000 Hz */
|
|
#define CONFIG_SYS_CPUSPEED 0x190 /* standard setting for 312MHz; L=16, N=1.5, A=0, SDCLK!=SystemBus */
|
|
|
|
/*
|
|
* Stack sizes
|
|
*/
|
|
#define CONFIG_STACKSIZE (128*1024) /* regular stack */
|
|
#ifdef CONFIG_USE_IRQ
|
|
#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
|
|
#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
|
|
#endif
|
|
|
|
/*
|
|
* DRAM Map
|
|
*/
|
|
#define CONFIG_NR_DRAM_BANKS 1 /* We have 1 bank of DRAM */
|
|
#define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
|
|
#define PHYS_SDRAM_1_SIZE 0x02000000 /* 32 MB */
|
|
|
|
#define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */
|
|
#define CONFIG_SYS_DRAM_SIZE 0x02000000 /* 32 MB DRAM */
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_DRAM_BASE
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_GBL_DATA_SIZE + PHYS_SDRAM_1 + 2048)
|
|
|
|
/*
|
|
* NOR FLASH
|
|
*/
|
|
#define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
|
|
#define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */
|
|
#define PHYS_FLASH_SECT_SIZE 0x00010000 /* 64 KB sectors */
|
|
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
|
|
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
#define CONFIG_FLASH_CFI_DRIVER 1
|
|
#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE PHYS_FLASH_1
|
|
#define CONFIG_SYS_MONITOR_LEN PHYS_FLASH_SECT_SIZE
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 256
|
|
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT (2*CONFIG_SYS_HZ)
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT (2*CONFIG_SYS_HZ)
|
|
#define CONFIG_SYS_FLASH_LOCK_TOUT (2*CONFIG_SYS_HZ)
|
|
#define CONFIG_SYS_FLASH_UNLOCK_TOUT (2*CONFIG_SYS_HZ)
|
|
#define CONFIG_SYS_FLASH_PROTECTION
|
|
|
|
/*
|
|
* GPIO settings
|
|
*/
|
|
#define CONFIG_SYS_GAFR0_L_VAL 0x02000140
|
|
#define CONFIG_SYS_GAFR0_U_VAL 0x59188000
|
|
#define CONFIG_SYS_GAFR1_L_VAL 0x63900002
|
|
#define CONFIG_SYS_GAFR1_U_VAL 0xaaa03950
|
|
#define CONFIG_SYS_GAFR2_L_VAL 0x0aaaaaaa
|
|
#define CONFIG_SYS_GAFR2_U_VAL 0x29000308
|
|
#define CONFIG_SYS_GAFR3_L_VAL 0x54000000
|
|
#define CONFIG_SYS_GAFR3_U_VAL 0x000000d5
|
|
#define CONFIG_SYS_GPCR0_VAL 0x00000000
|
|
#define CONFIG_SYS_GPCR1_VAL 0x00000020
|
|
#define CONFIG_SYS_GPCR2_VAL 0x00000000
|
|
#define CONFIG_SYS_GPCR3_VAL 0x00000000
|
|
#define CONFIG_SYS_GPDR0_VAL 0xdafcee00
|
|
#define CONFIG_SYS_GPDR1_VAL 0xffa3aaab
|
|
#define CONFIG_SYS_GPDR2_VAL 0x8fe9ffff
|
|
#define CONFIG_SYS_GPDR3_VAL 0x001b1f8a
|
|
#define CONFIG_SYS_GPSR0_VAL 0x06080400
|
|
#define CONFIG_SYS_GPSR1_VAL 0x007f0000
|
|
#define CONFIG_SYS_GPSR2_VAL 0x032a0000
|
|
#define CONFIG_SYS_GPSR3_VAL 0x00000180
|
|
|
|
#define CONFIG_SYS_PSSR_VAL 0x30
|
|
|
|
/*
|
|
* Clock settings
|
|
*/
|
|
#define CONFIG_SYS_CKEN 0x00511220
|
|
#define CONFIG_SYS_CCCR 0x00000190
|
|
|
|
/*
|
|
* Memory settings
|
|
*/
|
|
#define CONFIG_SYS_MSC0_VAL 0x2ffc38f8
|
|
#define CONFIG_SYS_MSC1_VAL 0x0000ccd1
|
|
#define CONFIG_SYS_MSC2_VAL 0x0000b884
|
|
#define CONFIG_SYS_MDCNFG_VAL 0x08000ba9
|
|
#define CONFIG_SYS_MDREFR_VAL 0x2011a01e
|
|
#define CONFIG_SYS_MDMRS_VAL 0x00000000
|
|
#define CONFIG_SYS_FLYCNFG_VAL 0x00010001
|
|
#define CONFIG_SYS_SXCNFG_VAL 0x40044004
|
|
|
|
/*
|
|
* PCMCIA and CF Interfaces
|
|
*/
|
|
#define CONFIG_SYS_MECR_VAL 0x00000001
|
|
#define CONFIG_SYS_MCMEM0_VAL 0x00014307
|
|
#define CONFIG_SYS_MCMEM1_VAL 0x00014307
|
|
#define CONFIG_SYS_MCATT0_VAL 0x0001c787
|
|
#define CONFIG_SYS_MCATT1_VAL 0x0001c787
|
|
#define CONFIG_SYS_MCIO0_VAL 0x0001430f
|
|
#define CONFIG_SYS_MCIO1_VAL 0x0001430f
|
|
|
|
#endif /* __CONFIG_H */
|