mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
270 lines
7.7 KiB
C
270 lines
7.7 KiB
C
/*
|
|
* Configuation settings for the Delta board.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
* (easy to change)
|
|
*/
|
|
#define CONFIG_CPU_MONAHANS 1 /* Intel Monahan CPU */
|
|
#define CONFIG_DELTA 1 /* Delta board */
|
|
|
|
/* #define CONFIG_LCD 1 */
|
|
#ifdef CONFIG_LCD
|
|
#define CONFIG_SHARP_LM8V31
|
|
#endif
|
|
/* #define CONFIG_MMC 1 */
|
|
#define BOARD_LATE_INIT 1
|
|
|
|
#undef CONFIG_SKIP_RELOCATE_UBOOT
|
|
#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
|
|
|
|
/*
|
|
* Size of malloc() pool
|
|
*/
|
|
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 256*1024)
|
|
#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
|
|
|
|
/*
|
|
* Hardware drivers
|
|
*/
|
|
#undef TURN_ON_ETHERNET
|
|
#ifdef TURN_ON_ETHERNET
|
|
# define CONFIG_DRIVER_SMC91111 1
|
|
# define CONFIG_SMC91111_BASE 0x14000300
|
|
# define CONFIG_SMC91111_EXT_PHY
|
|
# define CONFIG_SMC_USE_32_BIT
|
|
# undef CONFIG_SMC_USE_IOFUNCS /* just for use with the kernel */
|
|
#endif
|
|
|
|
#define CONFIG_HARD_I2C 1 /* required for DA9030 access */
|
|
#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed */
|
|
#define CONFIG_SYS_I2C_SLAVE 1 /* I2C controllers address */
|
|
#define DA9030_I2C_ADDR 0x49 /* I2C address of DA9030 */
|
|
#define CONFIG_SYS_DA9030_EXTON_DELAY 100000 /* wait x us after DA9030 reset via EXTON */
|
|
#define CONFIG_SYS_I2C_INIT_BOARD 1
|
|
/* #define CONFIG_HW_WATCHDOG 1 /\* Required for hitting the DA9030 WD *\/ */
|
|
|
|
#define DELTA_CHECK_KEYBD 1 /* check for keys pressed during boot */
|
|
#define CONFIG_PREBOOT "\0"
|
|
|
|
#ifdef DELTA_CHECK_KEYBD
|
|
# define KEYBD_DATALEN 4 /* we have four keys */
|
|
# define KEYBD_KP_DKIN0 0x1 /* vol+ */
|
|
# define KEYBD_KP_DKIN1 0x2 /* vol- */
|
|
# define KEYBD_KP_DKIN2 0x3 /* multi */
|
|
# define KEYBD_KP_DKIN5 0x4 /* SWKEY_GN */
|
|
#endif /* DELTA_CHECK_KEYBD */
|
|
|
|
/*
|
|
* select serial console configuration
|
|
*/
|
|
#define CONFIG_FFUART 1
|
|
|
|
/* allow to overwrite serial and ethaddr */
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#ifdef TURN_ON_ETHERNET
|
|
|
|
#define CONFIG_CMD_PING
|
|
|
|
#else
|
|
|
|
#define CONFIG_CMD_ENV
|
|
#define CONFIG_CMD_NAND
|
|
#define CONFIG_CMD_I2C
|
|
|
|
#undef CONFIG_CMD_NET
|
|
#undef CONFIG_CMD_FLASH
|
|
#undef CONFIG_CMD_IMLS
|
|
|
|
#endif
|
|
|
|
/* USB */
|
|
#define CONFIG_USB_OHCI_NEW 1
|
|
#define CONFIG_USB_STORAGE 1
|
|
#define CONFIG_DOS_PARTITION 1
|
|
|
|
#include <asm/arch/pxa-regs.h> /* for OHCI_REGS_BASE */
|
|
|
|
#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
|
|
#define CONFIG_SYS_USB_OHCI_CPU_INIT 1
|
|
#define CONFIG_SYS_USB_OHCI_REGS_BASE OHCI_REGS_BASE
|
|
#define CONFIG_SYS_USB_OHCI_SLOT_NAME "delta"
|
|
#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
|
|
|
|
#define LITTLEENDIAN 1 /* used by usb_ohci.c */
|
|
|
|
#define CONFIG_BOOTDELAY -1
|
|
#define CONFIG_ETHADDR 08:00:3e:26:0a:5b
|
|
#define CONFIG_NETMASK 255.255.0.0
|
|
#define CONFIG_IPADDR 192.168.0.21
|
|
#define CONFIG_SERVERIP 192.168.0.250
|
|
#define CONFIG_BOOTCOMMAND "bootm 80000"
|
|
#define CONFIG_BOOTARGS "root=/dev/mtdblock2 rootfstype=cramfs console=ttyS0,115200"
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_TIMESTAMP
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
|
#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
|
|
#endif
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CONFIG_SYS_HUSH_PARSER 1
|
|
#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
|
|
|
|
#define CONFIG_SYS_LONGHELP /* undef to save memory */
|
|
#ifdef CONFIG_SYS_HUSH_PARSER
|
|
#define CONFIG_SYS_PROMPT "$ " /* Monitor Command Prompt */
|
|
#else
|
|
#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
|
|
#endif
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
#define CONFIG_SYS_DEVICE_NULLDEV 1
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x80400000 /* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_END 0x80800000 /* 4 ... 8 MB in DRAM */
|
|
|
|
#undef CONFIG_SYS_CLKS_IN_HZ /* everything, incl board info, in Hz */
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DRAM_BASE + 0x8000) /* default load address */
|
|
|
|
#define CONFIG_SYS_HZ 3250000 /* incrementer freq: 3.25 MHz */
|
|
|
|
/* Monahans Core Frequency */
|
|
#define CONFIG_SYS_MONAHANS_RUN_MODE_OSC_RATIO 16 /* valid values: 8, 16, 24, 31 */
|
|
#define CONFIG_SYS_MONAHANS_TURBO_RUN_MODE_RATIO 1 /* valid values: 1, 2 */
|
|
|
|
|
|
/* valid baudrates */
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
|
|
|
|
/* #define CONFIG_SYS_MMC_BASE 0xF0000000 */
|
|
|
|
/*
|
|
* Stack sizes
|
|
*
|
|
* The stack sizes are set up in start.S using the settings below
|
|
*/
|
|
#define CONFIG_STACKSIZE (128*1024) /* regular stack */
|
|
#ifdef CONFIG_USE_IRQ
|
|
#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
|
|
#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
|
|
#endif
|
|
|
|
/*
|
|
* Physical Memory Map
|
|
*/
|
|
#define CONFIG_NR_DRAM_BANKS 4 /* we have 2 banks of DRAM */
|
|
#define PHYS_SDRAM_1 0x80000000 /* SDRAM Bank #1 */
|
|
#define PHYS_SDRAM_1_SIZE 0x1000000 /* 64 MB */
|
|
#define PHYS_SDRAM_2 0x81000000 /* SDRAM Bank #2 */
|
|
#define PHYS_SDRAM_2_SIZE 0x1000000 /* 64 MB */
|
|
#define PHYS_SDRAM_3 0x82000000 /* SDRAM Bank #3 */
|
|
#define PHYS_SDRAM_3_SIZE 0x1000000 /* 64 MB */
|
|
#define PHYS_SDRAM_4 0x83000000 /* SDRAM Bank #4 */
|
|
#define PHYS_SDRAM_4_SIZE 0x1000000 /* 64 MB */
|
|
|
|
#define CONFIG_SYS_DRAM_BASE 0x80000000 /* at CS0 */
|
|
#define CONFIG_SYS_DRAM_SIZE 0x04000000 /* 64 MB Ram */
|
|
|
|
#undef CONFIG_SYS_SKIP_DRAM_SCRUB
|
|
|
|
/*
|
|
* NAND Flash
|
|
*/
|
|
#undef CONFIG_NAND_LEGACY
|
|
|
|
#define CONFIG_SYS_NAND0_BASE 0x0 /* 0x43100040 */ /* 0x10000000 */
|
|
#undef CONFIG_SYS_NAND1_BASE
|
|
|
|
#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND0_BASE }
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
|
|
|
|
/* nand timeout values */
|
|
#define CONFIG_SYS_NAND_PROG_ERASE_TO 3000
|
|
#define CONFIG_SYS_NAND_OTHER_TO 100
|
|
#define CONFIG_SYS_NAND_SENDCMD_RETRY 3
|
|
#undef NAND_ALLOW_ERASE_ALL /* Allow erasing bad blocks - don't use */
|
|
|
|
/* NAND Timing Parameters (in ns) */
|
|
#define NAND_TIMING_tCH 10
|
|
#define NAND_TIMING_tCS 0
|
|
#define NAND_TIMING_tWH 20
|
|
#define NAND_TIMING_tWP 40
|
|
|
|
#define NAND_TIMING_tRH 20
|
|
#define NAND_TIMING_tRP 40
|
|
|
|
#define NAND_TIMING_tR 11123
|
|
#define NAND_TIMING_tWHR 100
|
|
#define NAND_TIMING_tAR 10
|
|
|
|
/* NAND debugging */
|
|
#define CONFIG_SYS_DFC_DEBUG1 /* usefull */
|
|
#undef CONFIG_SYS_DFC_DEBUG2 /* noisy */
|
|
#undef CONFIG_SYS_DFC_DEBUG3 /* extremly noisy */
|
|
|
|
#define CONFIG_MTD_DEBUG
|
|
#define CONFIG_MTD_DEBUG_VERBOSE 1
|
|
|
|
#define ADDR_COLUMN 1
|
|
#define ADDR_PAGE 2
|
|
#define ADDR_COLUMN_PAGE 3
|
|
|
|
#define NAND_ChipID_UNKNOWN 0x00
|
|
#define NAND_MAX_FLOORS 1
|
|
#define NAND_MAX_CHIPS 1
|
|
|
|
#define CONFIG_SYS_NO_FLASH 1
|
|
|
|
#define CONFIG_ENV_IS_IN_NAND 1
|
|
#define CONFIG_ENV_OFFSET 0x40000
|
|
#define CONFIG_ENV_OFFSET_REDUND 0x44000
|
|
#define CONFIG_ENV_SIZE 0x4000
|
|
|
|
#endif /* __CONFIG_H */
|