mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-03 18:10:13 +00:00
25ab4b0303
Rather than assuming that the chip offset length is 1, allow it to be provided. This allows chips that don't use the default offset length to be used (at present they are only supported by the command line 'i2c' command which sets the offset length explicitly). Signed-off-by: Simon Glass <sjg@chromium.org> Acked-by: Heiko Schocher <hs@denx.de>
65 lines
1.6 KiB
C
65 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2011 The Chromium OS Authors.
|
|
* (C) Copyright 2010,2011 NVIDIA Corporation <www.nvidia.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <i2c.h>
|
|
#include <tps6586x.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/tegra.h>
|
|
#include <asm/arch-tegra/ap.h>
|
|
#include <asm/arch-tegra/tegra_i2c.h>
|
|
#include <asm/arch-tegra/sys_proto.h>
|
|
|
|
#define VDD_CORE_NOMINAL_T25 0x17 /* 1.3v */
|
|
#define VDD_CPU_NOMINAL_T25 0x10 /* 1.125v */
|
|
|
|
#define VDD_CORE_NOMINAL_T20 0x16 /* 1.275v */
|
|
#define VDD_CPU_NOMINAL_T20 0x0f /* 1.1v */
|
|
|
|
#define VDD_RELATION 0x02 /* 50mv */
|
|
#define VDD_TRANSITION_STEP 0x06 /* 150mv */
|
|
#define VDD_TRANSITION_RATE 0x06 /* 3.52mv/us */
|
|
|
|
#define PMI_I2C_ADDRESS 0x34 /* chip requires this address */
|
|
|
|
int pmu_set_nominal(void)
|
|
{
|
|
struct udevice *bus, *dev;
|
|
int core, cpu;
|
|
int ret;
|
|
|
|
/* by default, the table has been filled with T25 settings */
|
|
switch (tegra_get_chip_sku()) {
|
|
case TEGRA_SOC_T20:
|
|
core = VDD_CORE_NOMINAL_T20;
|
|
cpu = VDD_CPU_NOMINAL_T20;
|
|
break;
|
|
case TEGRA_SOC_T25:
|
|
core = VDD_CORE_NOMINAL_T25;
|
|
cpu = VDD_CPU_NOMINAL_T25;
|
|
break;
|
|
default:
|
|
debug("%s: Unknown SKU id\n", __func__);
|
|
return -1;
|
|
}
|
|
|
|
ret = tegra_i2c_get_dvc_bus(&bus);
|
|
if (ret) {
|
|
debug("%s: Cannot find DVC I2C bus\n", __func__);
|
|
return ret;
|
|
}
|
|
ret = i2c_get_chip(bus, PMI_I2C_ADDRESS, 1, &dev);
|
|
if (ret) {
|
|
debug("%s: Cannot find DVC I2C chip\n", __func__);
|
|
return ret;
|
|
}
|
|
|
|
tps6586x_init(dev);
|
|
tps6586x_set_pwm_mode(TPS6586X_PWM_SM1);
|
|
return tps6586x_adjust_sm0_sm1(core, cpu, VDD_TRANSITION_STEP,
|
|
VDD_TRANSITION_RATE, VDD_RELATION);
|
|
}
|