mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
65cc0e2a65
The rest of the unmigrated CONFIG symbols in the CONFIG_SYS namespace do not easily transition to Kconfig. In many cases they likely should come from the device tree instead. Move these out of CONFIG namespace and in to CFG namespace. Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
100 lines
2.3 KiB
C
100 lines
2.3 KiB
C
/*
|
|
* Vitesse 7385 Switch Firmware Upload
|
|
*
|
|
* Author: Timur Tabi <timur@freescale.com>
|
|
*
|
|
* Copyright 2008 Freescale Semiconductor, Inc. This file is licensed
|
|
* under the terms of the GNU General Public License version 2. This
|
|
* program is licensed "as is" without any warranty of any kind, whether
|
|
* express or implied.
|
|
*
|
|
* This module uploads proprietary firmware for the Vitesse VSC7385 5-port
|
|
* switch.
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include <common.h>
|
|
#include <console.h>
|
|
#include <log.h>
|
|
#include <asm/io.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/errno.h>
|
|
#include "vsc7385.h"
|
|
|
|
/*
|
|
* Upload a Vitesse VSC7385 firmware image to the hardware
|
|
*
|
|
* This function takes a pointer to a VSC7385 firmware image and a size, and
|
|
* uploads that firmware to the VSC7385.
|
|
*
|
|
* This firmware is typically located at a board-specific flash address,
|
|
* and the size is typically 8KB.
|
|
*
|
|
* The firmware is Vitesse proprietary.
|
|
*
|
|
* Further details on the register information can be obtained from Vitesse.
|
|
*/
|
|
int vsc7385_upload_firmware(void *firmware, unsigned int size)
|
|
{
|
|
u8 *fw = firmware;
|
|
unsigned int i;
|
|
|
|
u32 *gloreset = (u32 *) (CFG_SYS_VSC7385_BASE + 0x1c050);
|
|
u32 *icpu_ctrl = (u32 *) (CFG_SYS_VSC7385_BASE + 0x1c040);
|
|
u32 *icpu_addr = (u32 *) (CFG_SYS_VSC7385_BASE + 0x1c044);
|
|
u32 *icpu_data = (u32 *) (CFG_SYS_VSC7385_BASE + 0x1c048);
|
|
u32 *icpu_rom_map = (u32 *) (CFG_SYS_VSC7385_BASE + 0x1c070);
|
|
#ifdef DEBUG
|
|
u32 *chipid = (u32 *) (CFG_SYS_VSC7385_BASE + 0x1c060);
|
|
#endif
|
|
|
|
out_be32(gloreset, 3);
|
|
udelay(200);
|
|
|
|
out_be32(icpu_ctrl, 0x8E);
|
|
udelay(20);
|
|
|
|
out_be32(icpu_rom_map, 1);
|
|
udelay(20);
|
|
|
|
/* Write the firmware to I-RAM */
|
|
out_be32(icpu_addr, 0);
|
|
udelay(20);
|
|
|
|
for (i = 0; i < size; i++) {
|
|
out_be32(icpu_data, fw[i]);
|
|
udelay(20);
|
|
if (ctrlc())
|
|
return -EINTR;
|
|
}
|
|
|
|
/* Read back and compare */
|
|
out_be32(icpu_addr, 0);
|
|
udelay(20);
|
|
|
|
for (i = 0; i < size; i++) {
|
|
u8 value;
|
|
|
|
value = (u8) in_be32(icpu_data);
|
|
udelay(20);
|
|
if (value != fw[i]) {
|
|
debug("VSC7385: Upload mismatch: address 0x%x, "
|
|
"read value 0x%x, image value 0x%x\n",
|
|
i, value, fw[i]);
|
|
|
|
return -EIO;
|
|
}
|
|
if (ctrlc())
|
|
break;
|
|
}
|
|
|
|
out_be32(icpu_ctrl, 0x0B);
|
|
udelay(20);
|
|
|
|
#ifdef DEBUG
|
|
printf("VSC7385: Chip ID is %08x\n", in_be32(chipid));
|
|
udelay(20);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|