mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
f9e950b9bf
Implement common board_interface_eth_init() and call it from the DWMAC driver to configure IOMUXC GPR[1] register according to the PHY mode obtained from DT. This supports all three interface modes supported by the i.MX8M Plus DWMAC and supersedes current board-side configuration of the same IOMUX GPR[1] duplicated in the board files. Reviewed-by: Ramon Fried <rfried.dev@gmail.com> Signed-off-by: Marek Vasut <marex@denx.de>
253 lines
5.9 KiB
C
253 lines
5.9 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright 2022 NXP
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clk.h>
|
|
#include <cpu_func.h>
|
|
#include <dm.h>
|
|
#include <dm/device_compat.h>
|
|
#include <errno.h>
|
|
#include <eth_phy.h>
|
|
#include <log.h>
|
|
#include <malloc.h>
|
|
#include <memalign.h>
|
|
#include <miiphy.h>
|
|
#include <net.h>
|
|
#include <netdev.h>
|
|
#include <phy.h>
|
|
#include <reset.h>
|
|
#include <wait_bit.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/cache.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/io.h>
|
|
#include <asm/mach-imx/sys_proto.h>
|
|
#include <linux/delay.h>
|
|
|
|
#include "dwc_eth_qos.h"
|
|
|
|
__weak u32 imx_get_eqos_csr_clk(void)
|
|
{
|
|
return 100 * 1000000;
|
|
}
|
|
|
|
static ulong eqos_get_tick_clk_rate_imx(struct udevice *dev)
|
|
{
|
|
struct eqos_priv *eqos = dev_get_priv(dev);
|
|
|
|
return clk_get_rate(&eqos->clk_master_bus);
|
|
}
|
|
|
|
static int eqos_probe_resources_imx(struct udevice *dev)
|
|
{
|
|
struct eqos_priv *eqos = dev_get_priv(dev);
|
|
phy_interface_t interface;
|
|
int ret;
|
|
|
|
debug("%s(dev=%p):\n", __func__, dev);
|
|
|
|
interface = eqos->config->interface(dev);
|
|
|
|
if (interface == PHY_INTERFACE_MODE_NA) {
|
|
pr_err("Invalid PHY interface\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
ret = board_interface_eth_init(dev, interface);
|
|
if (ret)
|
|
return -EINVAL;
|
|
|
|
eqos->max_speed = dev_read_u32_default(dev, "max-speed", 0);
|
|
|
|
ret = clk_get_by_name(dev, "stmmaceth", &eqos->clk_master_bus);
|
|
if (ret) {
|
|
dev_dbg(dev, "clk_get_by_name(master_bus) failed: %d", ret);
|
|
goto err_probe;
|
|
}
|
|
|
|
ret = clk_get_by_name(dev, "ptp_ref", &eqos->clk_ptp_ref);
|
|
if (ret) {
|
|
dev_dbg(dev, "clk_get_by_name(ptp_ref) failed: %d", ret);
|
|
goto err_free_clk_master_bus;
|
|
}
|
|
|
|
ret = clk_get_by_name(dev, "tx", &eqos->clk_tx);
|
|
if (ret) {
|
|
dev_dbg(dev, "clk_get_by_name(tx) failed: %d", ret);
|
|
goto err_free_clk_ptp_ref;
|
|
}
|
|
|
|
ret = clk_get_by_name(dev, "pclk", &eqos->clk_ck);
|
|
if (ret) {
|
|
dev_dbg(dev, "clk_get_by_name(pclk) failed: %d", ret);
|
|
goto err_free_clk_tx;
|
|
}
|
|
|
|
debug("%s: OK\n", __func__);
|
|
return 0;
|
|
|
|
err_free_clk_tx:
|
|
clk_free(&eqos->clk_tx);
|
|
err_free_clk_ptp_ref:
|
|
clk_free(&eqos->clk_ptp_ref);
|
|
err_free_clk_master_bus:
|
|
clk_free(&eqos->clk_master_bus);
|
|
err_probe:
|
|
|
|
debug("%s: returns %d\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
static int eqos_remove_resources_imx(struct udevice *dev)
|
|
{
|
|
struct eqos_priv *eqos = dev_get_priv(dev);
|
|
|
|
debug("%s(dev=%p):\n", __func__, dev);
|
|
|
|
clk_free(&eqos->clk_ck);
|
|
clk_free(&eqos->clk_tx);
|
|
clk_free(&eqos->clk_ptp_ref);
|
|
clk_free(&eqos->clk_master_bus);
|
|
|
|
debug("%s: OK\n", __func__);
|
|
return 0;
|
|
}
|
|
|
|
static int eqos_start_clks_imx(struct udevice *dev)
|
|
{
|
|
struct eqos_priv *eqos = dev_get_priv(dev);
|
|
int ret;
|
|
|
|
debug("%s(dev=%p):\n", __func__, dev);
|
|
|
|
ret = clk_enable(&eqos->clk_master_bus);
|
|
if (ret < 0) {
|
|
dev_dbg(dev, "clk_enable(clk_master_bus) failed: %d", ret);
|
|
goto err;
|
|
}
|
|
|
|
ret = clk_enable(&eqos->clk_ptp_ref);
|
|
if (ret < 0) {
|
|
dev_dbg(dev, "clk_enable(clk_ptp_ref) failed: %d", ret);
|
|
goto err_disable_clk_master_bus;
|
|
}
|
|
|
|
ret = clk_enable(&eqos->clk_tx);
|
|
if (ret < 0) {
|
|
dev_dbg(dev, "clk_enable(clk_tx) failed: %d", ret);
|
|
goto err_disable_clk_ptp_ref;
|
|
}
|
|
|
|
ret = clk_enable(&eqos->clk_ck);
|
|
if (ret < 0) {
|
|
dev_dbg(dev, "clk_enable(clk_ck) failed: %d", ret);
|
|
goto err_disable_clk_tx;
|
|
}
|
|
|
|
debug("%s: OK\n", __func__);
|
|
return 0;
|
|
|
|
err_disable_clk_tx:
|
|
clk_disable(&eqos->clk_tx);
|
|
err_disable_clk_ptp_ref:
|
|
clk_disable(&eqos->clk_ptp_ref);
|
|
err_disable_clk_master_bus:
|
|
clk_disable(&eqos->clk_master_bus);
|
|
err:
|
|
debug("%s: FAILED: %d\n", __func__, ret);
|
|
return ret;
|
|
}
|
|
|
|
static int eqos_stop_clks_imx(struct udevice *dev)
|
|
{
|
|
struct eqos_priv *eqos = dev_get_priv(dev);
|
|
|
|
debug("%s(dev=%p):\n", __func__, dev);
|
|
|
|
clk_disable(&eqos->clk_ck);
|
|
clk_disable(&eqos->clk_tx);
|
|
clk_disable(&eqos->clk_ptp_ref);
|
|
clk_disable(&eqos->clk_master_bus);
|
|
|
|
debug("%s: OK\n", __func__);
|
|
return 0;
|
|
}
|
|
|
|
static int eqos_set_tx_clk_speed_imx(struct udevice *dev)
|
|
{
|
|
struct eqos_priv *eqos = dev_get_priv(dev);
|
|
ulong rate;
|
|
int ret;
|
|
|
|
debug("%s(dev=%p):\n", __func__, dev);
|
|
|
|
if (eqos->phy->interface == PHY_INTERFACE_MODE_RMII)
|
|
rate = 5000; /* 5000 kHz = 5 MHz */
|
|
else
|
|
rate = 2500; /* 2500 kHz = 2.5 MHz */
|
|
|
|
if (eqos->phy->speed == SPEED_1000 &&
|
|
(eqos->phy->interface == PHY_INTERFACE_MODE_RGMII ||
|
|
eqos->phy->interface == PHY_INTERFACE_MODE_RGMII_ID ||
|
|
eqos->phy->interface == PHY_INTERFACE_MODE_RGMII_RXID ||
|
|
eqos->phy->interface == PHY_INTERFACE_MODE_RGMII_TXID)) {
|
|
rate *= 50; /* Use 50x base rate i.e. 125 MHz */
|
|
} else if (eqos->phy->speed == SPEED_100) {
|
|
rate *= 10; /* Use 10x base rate */
|
|
} else if (eqos->phy->speed == SPEED_10) {
|
|
rate *= 1; /* Use base rate */
|
|
} else {
|
|
pr_err("invalid speed %d", eqos->phy->speed);
|
|
return -EINVAL;
|
|
}
|
|
|
|
rate *= 1000; /* clk_set_rate() operates in Hz */
|
|
|
|
ret = clk_set_rate(&eqos->clk_tx, rate);
|
|
if (ret < 0) {
|
|
pr_err("imx (tx_clk, %lu) failed: %d", rate, ret);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int eqos_get_enetaddr_imx(struct udevice *dev)
|
|
{
|
|
struct eth_pdata *pdata = dev_get_plat(dev);
|
|
|
|
imx_get_mac_from_fuse(dev_seq(dev), pdata->enetaddr);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct eqos_ops eqos_imx_ops = {
|
|
.eqos_inval_desc = eqos_inval_desc_generic,
|
|
.eqos_flush_desc = eqos_flush_desc_generic,
|
|
.eqos_inval_buffer = eqos_inval_buffer_generic,
|
|
.eqos_flush_buffer = eqos_flush_buffer_generic,
|
|
.eqos_probe_resources = eqos_probe_resources_imx,
|
|
.eqos_remove_resources = eqos_remove_resources_imx,
|
|
.eqos_stop_resets = eqos_null_ops,
|
|
.eqos_start_resets = eqos_null_ops,
|
|
.eqos_stop_clks = eqos_stop_clks_imx,
|
|
.eqos_start_clks = eqos_start_clks_imx,
|
|
.eqos_calibrate_pads = eqos_null_ops,
|
|
.eqos_disable_calibration = eqos_null_ops,
|
|
.eqos_set_tx_clk_speed = eqos_set_tx_clk_speed_imx,
|
|
.eqos_get_enetaddr = eqos_get_enetaddr_imx,
|
|
.eqos_get_tick_clk_rate = eqos_get_tick_clk_rate_imx,
|
|
};
|
|
|
|
struct eqos_config __maybe_unused eqos_imx_config = {
|
|
.reg_access_always_ok = false,
|
|
.mdio_wait = 10,
|
|
.swr_wait = 50,
|
|
.config_mac = EQOS_MAC_RXQ_CTRL0_RXQ0EN_ENABLED_DCB,
|
|
.config_mac_mdio = EQOS_MAC_MDIO_ADDRESS_CR_250_300,
|
|
.axi_bus_width = EQOS_AXI_WIDTH_64,
|
|
.interface = dev_read_phy_mode,
|
|
.ops = &eqos_imx_ops
|
|
};
|