mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 02:51:00 +00:00
42a0c908dd
GPIO button driver requires direction functions to probe button gpio. Those functions are blank, since pwrkey is not really gpio, and don't support direction settings. Signed-off-by: Dzmitry Sankouski <dsankouski@gmail.com> Reviewed-by: Sumit Garg <sumit.garg@linaro.org>
375 lines
9.6 KiB
C
375 lines
9.6 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Qualcomm generic pmic gpio driver
|
|
*
|
|
* (C) Copyright 2015 Mateusz Kulikowski <mateusz.kulikowski@gmail.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <log.h>
|
|
#include <power/pmic.h>
|
|
#include <spmi/spmi.h>
|
|
#include <asm/io.h>
|
|
#include <asm/gpio.h>
|
|
#include <linux/bitops.h>
|
|
|
|
/* Register offset for each gpio */
|
|
#define REG_OFFSET(x) ((x) * 0x100)
|
|
|
|
/* Register maps */
|
|
|
|
/* Type and subtype are shared for all PMIC peripherals */
|
|
#define REG_TYPE 0x4
|
|
#define REG_SUBTYPE 0x5
|
|
|
|
/* GPIO peripheral type and subtype out_values */
|
|
#define REG_TYPE_VAL 0x10
|
|
#define REG_SUBTYPE_GPIO_4CH 0x1
|
|
#define REG_SUBTYPE_GPIOC_4CH 0x5
|
|
#define REG_SUBTYPE_GPIO_8CH 0x9
|
|
#define REG_SUBTYPE_GPIOC_8CH 0xd
|
|
#define REG_SUBTYPE_GPIO_LV 0x10
|
|
#define REG_SUBTYPE_GPIO_MV 0x11
|
|
|
|
#define REG_STATUS 0x08
|
|
#define REG_STATUS_VAL_MASK 0x1
|
|
|
|
/* MODE_CTL */
|
|
#define REG_CTL 0x40
|
|
#define REG_CTL_MODE_MASK 0x70
|
|
#define REG_CTL_MODE_INPUT 0x00
|
|
#define REG_CTL_MODE_INOUT 0x20
|
|
#define REG_CTL_MODE_OUTPUT 0x10
|
|
#define REG_CTL_OUTPUT_MASK 0x0F
|
|
#define REG_CTL_LV_MV_MODE_MASK 0x3
|
|
#define REG_CTL_LV_MV_MODE_INPUT 0x0
|
|
#define REG_CTL_LV_MV_MODE_INOUT 0x2
|
|
#define REG_CTL_LV_MV_MODE_OUTPUT 0x1
|
|
|
|
#define REG_DIG_VIN_CTL 0x41
|
|
#define REG_DIG_VIN_VIN0 0
|
|
|
|
#define REG_DIG_PULL_CTL 0x42
|
|
#define REG_DIG_PULL_NO_PU 0x5
|
|
|
|
#define REG_LV_MV_OUTPUT_CTL 0x44
|
|
#define REG_LV_MV_OUTPUT_CTL_MASK 0x80
|
|
#define REG_LV_MV_OUTPUT_CTL_SHIFT 7
|
|
|
|
#define REG_DIG_OUT_CTL 0x45
|
|
#define REG_DIG_OUT_CTL_CMOS (0x0 << 4)
|
|
#define REG_DIG_OUT_CTL_DRIVE_L 0x1
|
|
|
|
#define REG_EN_CTL 0x46
|
|
#define REG_EN_CTL_ENABLE (1 << 7)
|
|
|
|
struct qcom_gpio_bank {
|
|
uint32_t pid; /* Peripheral ID on SPMI bus */
|
|
bool lv_mv_type; /* If subtype is GPIO_LV(0x10) or GPIO_MV(0x11) */
|
|
};
|
|
|
|
static int qcom_gpio_set_direction(struct udevice *dev, unsigned offset,
|
|
bool input, int value)
|
|
{
|
|
struct qcom_gpio_bank *priv = dev_get_priv(dev);
|
|
uint32_t gpio_base = priv->pid + REG_OFFSET(offset);
|
|
uint32_t reg_ctl_val;
|
|
int ret;
|
|
|
|
/* Disable the GPIO */
|
|
ret = pmic_clrsetbits(dev->parent, gpio_base + REG_EN_CTL,
|
|
REG_EN_CTL_ENABLE, 0);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Select the mode and output */
|
|
if (priv->lv_mv_type) {
|
|
if (input)
|
|
reg_ctl_val = REG_CTL_LV_MV_MODE_INPUT;
|
|
else
|
|
reg_ctl_val = REG_CTL_LV_MV_MODE_INOUT;
|
|
} else {
|
|
if (input)
|
|
reg_ctl_val = REG_CTL_MODE_INPUT;
|
|
else
|
|
reg_ctl_val = REG_CTL_MODE_INOUT | !!value;
|
|
}
|
|
|
|
ret = pmic_reg_write(dev->parent, gpio_base + REG_CTL, reg_ctl_val);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
if (priv->lv_mv_type && !input) {
|
|
ret = pmic_reg_write(dev->parent,
|
|
gpio_base + REG_LV_MV_OUTPUT_CTL,
|
|
!!value << REG_LV_MV_OUTPUT_CTL_SHIFT);
|
|
if (ret < 0)
|
|
return ret;
|
|
}
|
|
|
|
/* Set the right pull (no pull) */
|
|
ret = pmic_reg_write(dev->parent, gpio_base + REG_DIG_PULL_CTL,
|
|
REG_DIG_PULL_NO_PU);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Configure output pin drivers if needed */
|
|
if (!input) {
|
|
/* Select the VIN - VIN0, pin is input so it doesn't matter */
|
|
ret = pmic_reg_write(dev->parent, gpio_base + REG_DIG_VIN_CTL,
|
|
REG_DIG_VIN_VIN0);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
/* Set the right dig out control */
|
|
ret = pmic_reg_write(dev->parent, gpio_base + REG_DIG_OUT_CTL,
|
|
REG_DIG_OUT_CTL_CMOS |
|
|
REG_DIG_OUT_CTL_DRIVE_L);
|
|
if (ret < 0)
|
|
return ret;
|
|
}
|
|
|
|
/* Enable the GPIO */
|
|
return pmic_clrsetbits(dev->parent, gpio_base + REG_EN_CTL, 0,
|
|
REG_EN_CTL_ENABLE);
|
|
}
|
|
|
|
static int qcom_gpio_direction_input(struct udevice *dev, unsigned offset)
|
|
{
|
|
return qcom_gpio_set_direction(dev, offset, true, 0);
|
|
}
|
|
|
|
static int qcom_gpio_direction_output(struct udevice *dev, unsigned offset,
|
|
int value)
|
|
{
|
|
return qcom_gpio_set_direction(dev, offset, false, value);
|
|
}
|
|
|
|
static int qcom_gpio_get_function(struct udevice *dev, unsigned offset)
|
|
{
|
|
struct qcom_gpio_bank *priv = dev_get_priv(dev);
|
|
uint32_t gpio_base = priv->pid + REG_OFFSET(offset);
|
|
int reg;
|
|
|
|
reg = pmic_reg_read(dev->parent, gpio_base + REG_CTL);
|
|
if (reg < 0)
|
|
return reg;
|
|
|
|
if (priv->lv_mv_type) {
|
|
switch (reg & REG_CTL_LV_MV_MODE_MASK) {
|
|
case REG_CTL_LV_MV_MODE_INPUT:
|
|
return GPIOF_INPUT;
|
|
case REG_CTL_LV_MV_MODE_INOUT: /* Fallthrough */
|
|
case REG_CTL_LV_MV_MODE_OUTPUT:
|
|
return GPIOF_OUTPUT;
|
|
default:
|
|
return GPIOF_UNKNOWN;
|
|
}
|
|
} else {
|
|
switch (reg & REG_CTL_MODE_MASK) {
|
|
case REG_CTL_MODE_INPUT:
|
|
return GPIOF_INPUT;
|
|
case REG_CTL_MODE_INOUT: /* Fallthrough */
|
|
case REG_CTL_MODE_OUTPUT:
|
|
return GPIOF_OUTPUT;
|
|
default:
|
|
return GPIOF_UNKNOWN;
|
|
}
|
|
}
|
|
}
|
|
|
|
static int qcom_gpio_get_value(struct udevice *dev, unsigned offset)
|
|
{
|
|
struct qcom_gpio_bank *priv = dev_get_priv(dev);
|
|
uint32_t gpio_base = priv->pid + REG_OFFSET(offset);
|
|
int reg;
|
|
|
|
reg = pmic_reg_read(dev->parent, gpio_base + REG_STATUS);
|
|
if (reg < 0)
|
|
return reg;
|
|
|
|
return !!(reg & REG_STATUS_VAL_MASK);
|
|
}
|
|
|
|
static int qcom_gpio_set_value(struct udevice *dev, unsigned offset,
|
|
int value)
|
|
{
|
|
struct qcom_gpio_bank *priv = dev_get_priv(dev);
|
|
uint32_t gpio_base = priv->pid + REG_OFFSET(offset);
|
|
|
|
/* Set the output value of the gpio */
|
|
if (priv->lv_mv_type)
|
|
return pmic_clrsetbits(dev->parent,
|
|
gpio_base + REG_LV_MV_OUTPUT_CTL,
|
|
REG_LV_MV_OUTPUT_CTL_MASK,
|
|
!!value << REG_LV_MV_OUTPUT_CTL_SHIFT);
|
|
else
|
|
return pmic_clrsetbits(dev->parent, gpio_base + REG_CTL,
|
|
REG_CTL_OUTPUT_MASK, !!value);
|
|
}
|
|
|
|
static const struct dm_gpio_ops qcom_gpio_ops = {
|
|
.direction_input = qcom_gpio_direction_input,
|
|
.direction_output = qcom_gpio_direction_output,
|
|
.get_value = qcom_gpio_get_value,
|
|
.set_value = qcom_gpio_set_value,
|
|
.get_function = qcom_gpio_get_function,
|
|
};
|
|
|
|
static int qcom_gpio_probe(struct udevice *dev)
|
|
{
|
|
struct qcom_gpio_bank *priv = dev_get_priv(dev);
|
|
int reg;
|
|
|
|
priv->pid = dev_read_addr(dev);
|
|
if (priv->pid == FDT_ADDR_T_NONE)
|
|
return log_msg_ret("bad address", -EINVAL);
|
|
|
|
/* Do a sanity check */
|
|
reg = pmic_reg_read(dev->parent, priv->pid + REG_TYPE);
|
|
if (reg != REG_TYPE_VAL)
|
|
return log_msg_ret("bad type", -ENXIO);
|
|
|
|
reg = pmic_reg_read(dev->parent, priv->pid + REG_SUBTYPE);
|
|
if (reg != REG_SUBTYPE_GPIO_4CH && reg != REG_SUBTYPE_GPIOC_4CH &&
|
|
reg != REG_SUBTYPE_GPIO_LV && reg != REG_SUBTYPE_GPIO_MV)
|
|
return log_msg_ret("bad subtype", -ENXIO);
|
|
|
|
priv->lv_mv_type = reg == REG_SUBTYPE_GPIO_LV ||
|
|
reg == REG_SUBTYPE_GPIO_MV;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int qcom_gpio_of_to_plat(struct udevice *dev)
|
|
{
|
|
struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
|
|
|
|
uc_priv->gpio_count = dev_read_u32_default(dev, "gpio-count", 0);
|
|
uc_priv->bank_name = dev_read_string(dev, "gpio-bank-name");
|
|
if (uc_priv->bank_name == NULL)
|
|
uc_priv->bank_name = "qcom_pmic";
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct udevice_id qcom_gpio_ids[] = {
|
|
{ .compatible = "qcom,pm8916-gpio" },
|
|
{ .compatible = "qcom,pm8994-gpio" }, /* 22 GPIO's */
|
|
{ .compatible = "qcom,pm8998-gpio" },
|
|
{ .compatible = "qcom,pms405-gpio" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(qcom_pmic_gpio) = {
|
|
.name = "qcom_pmic_gpio",
|
|
.id = UCLASS_GPIO,
|
|
.of_match = qcom_gpio_ids,
|
|
.of_to_plat = qcom_gpio_of_to_plat,
|
|
.probe = qcom_gpio_probe,
|
|
.ops = &qcom_gpio_ops,
|
|
.priv_auto = sizeof(struct qcom_gpio_bank),
|
|
};
|
|
|
|
|
|
/* Add pmic buttons as GPIO as well - there is no generic way for now */
|
|
#define PON_INT_RT_STS 0x10
|
|
#define KPDPWR_ON_INT_BIT 0
|
|
#define RESIN_ON_INT_BIT 1
|
|
|
|
static int qcom_pwrkey_get_function(struct udevice *dev, unsigned offset)
|
|
{
|
|
return GPIOF_INPUT;
|
|
}
|
|
|
|
static int qcom_pwrkey_get_value(struct udevice *dev, unsigned offset)
|
|
{
|
|
struct qcom_gpio_bank *priv = dev_get_priv(dev);
|
|
|
|
int reg = pmic_reg_read(dev->parent, priv->pid + PON_INT_RT_STS);
|
|
|
|
if (reg < 0)
|
|
return 0;
|
|
|
|
switch (offset) {
|
|
case 0: /* Power button */
|
|
return (reg & BIT(KPDPWR_ON_INT_BIT)) != 0;
|
|
break;
|
|
case 1: /* Reset button */
|
|
default:
|
|
return (reg & BIT(RESIN_ON_INT_BIT)) != 0;
|
|
break;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Since pmic buttons modelled as GPIO, we need empty direction functions
|
|
* to trick u-boot button driver
|
|
*/
|
|
static int qcom_pwrkey_direction_input(struct udevice *dev, unsigned int offset)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static int qcom_pwrkey_direction_output(struct udevice *dev, unsigned int offset, int value)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static const struct dm_gpio_ops qcom_pwrkey_ops = {
|
|
.get_value = qcom_pwrkey_get_value,
|
|
.get_function = qcom_pwrkey_get_function,
|
|
.direction_input = qcom_pwrkey_direction_input,
|
|
.direction_output = qcom_pwrkey_direction_output,
|
|
};
|
|
|
|
static int qcom_pwrkey_probe(struct udevice *dev)
|
|
{
|
|
struct qcom_gpio_bank *priv = dev_get_priv(dev);
|
|
int reg;
|
|
|
|
priv->pid = dev_read_addr(dev);
|
|
if (priv->pid == FDT_ADDR_T_NONE)
|
|
return log_msg_ret("bad address", -EINVAL);
|
|
|
|
/* Do a sanity check */
|
|
reg = pmic_reg_read(dev->parent, priv->pid + REG_TYPE);
|
|
if (reg != 0x1)
|
|
return log_msg_ret("bad type", -ENXIO);
|
|
|
|
reg = pmic_reg_read(dev->parent, priv->pid + REG_SUBTYPE);
|
|
if ((reg & 0x5) == 0)
|
|
return log_msg_ret("bad subtype", -ENXIO);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int qcom_pwrkey_of_to_plat(struct udevice *dev)
|
|
{
|
|
struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);
|
|
|
|
uc_priv->gpio_count = 2;
|
|
uc_priv->bank_name = dev_read_string(dev, "gpio-bank-name");
|
|
if (uc_priv->bank_name == NULL)
|
|
uc_priv->bank_name = "pwkey_qcom";
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct udevice_id qcom_pwrkey_ids[] = {
|
|
{ .compatible = "qcom,pm8916-pwrkey" },
|
|
{ .compatible = "qcom,pm8994-pwrkey" },
|
|
{ .compatible = "qcom,pm8998-pwrkey" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(pwrkey_qcom) = {
|
|
.name = "pwrkey_qcom",
|
|
.id = UCLASS_GPIO,
|
|
.of_match = qcom_pwrkey_ids,
|
|
.of_to_plat = qcom_pwrkey_of_to_plat,
|
|
.probe = qcom_pwrkey_probe,
|
|
.ops = &qcom_pwrkey_ops,
|
|
.priv_auto = sizeof(struct qcom_gpio_bank),
|
|
};
|