mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
80 lines
1.8 KiB
C
80 lines
1.8 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* SoC-specific code for tms320dm644x chips
|
|
*
|
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
|
* Copyright (C) 2008 Lyrtech <www.lyrtech.com>
|
|
* Copyright (C) 2004 Texas Instruments.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/arch/hardware.h>
|
|
|
|
|
|
#define PINMUX0_EMACEN (1 << 31)
|
|
#define PINMUX0_AECS5 (1 << 11)
|
|
#define PINMUX0_AECS4 (1 << 10)
|
|
|
|
#define PINMUX1_I2C (1 << 7)
|
|
#define PINMUX1_UART1 (1 << 1)
|
|
#define PINMUX1_UART0 (1 << 0)
|
|
|
|
|
|
void davinci_enable_uart0(void)
|
|
{
|
|
lpsc_on(DAVINCI_LPSC_UART0);
|
|
|
|
/* Bringup UART0 out of reset */
|
|
REG(UART0_PWREMU_MGMT) = 0x00006001;
|
|
|
|
/* Enable UART0 MUX lines */
|
|
REG(PINMUX1) |= PINMUX1_UART0;
|
|
}
|
|
|
|
#ifdef CONFIG_DRIVER_TI_EMAC
|
|
void davinci_enable_emac(void)
|
|
{
|
|
lpsc_on(DAVINCI_LPSC_EMAC);
|
|
lpsc_on(DAVINCI_LPSC_EMAC_WRAPPER);
|
|
lpsc_on(DAVINCI_LPSC_MDIO);
|
|
|
|
/* Enable GIO3.3V cells used for EMAC */
|
|
REG(VDD3P3V_PWDN) = 0;
|
|
|
|
/* Enable EMAC. */
|
|
REG(PINMUX0) |= PINMUX0_EMACEN;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_I2C_DAVINCI
|
|
void davinci_enable_i2c(void)
|
|
{
|
|
lpsc_on(DAVINCI_LPSC_I2C);
|
|
|
|
/* Enable I2C pin Mux */
|
|
REG(PINMUX1) |= PINMUX1_I2C;
|
|
}
|
|
#endif
|
|
|
|
void davinci_errata_workarounds(void)
|
|
{
|
|
/*
|
|
* Workaround for TMS320DM6446 errata 1.3.22:
|
|
* PSC: PTSTAT Register Does Not Clear After Warm/Maximum Reset
|
|
* Revision(s) Affected: 1.3 and earlier
|
|
*/
|
|
REG(PSC_SILVER_BULLET) = 0;
|
|
|
|
/*
|
|
* Set the PR_OLD_COUNT bits in the Bus Burst Priority Register (PBBPR)
|
|
* as suggested in TMS320DM6446 errata 2.1.2:
|
|
*
|
|
* On DM6446 Silicon Revision 2.1 and earlier, under certain conditions
|
|
* low priority modules can occupy the bus and prevent high priority
|
|
* modules like the VPSS from getting the required DDR2 throughput.
|
|
* A hex value of 0x20 should provide a good ARM (cache enabled)
|
|
* performance and still allow good utilization by the VPSS or other
|
|
* modules.
|
|
*/
|
|
REG(VBPR) = 0x20;
|
|
}
|