mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-25 04:23:46 +00:00
41575d8e4c
This construct is quite long-winded. In earlier days it made some sense since auto-allocation was a strange concept. But with driver model now used pretty universally, we can shorten this to 'auto'. This reduces verbosity and makes it easier to read. Coincidentally it also ensures that every declaration is on one line, thus making dtoc's job easier. Signed-off-by: Simon Glass <sjg@chromium.org>
254 lines
8.9 KiB
C
254 lines
8.9 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* r8a77995 Clock Pulse Generator / Module Standby and Software Reset
|
|
*
|
|
* Copyright (C) 2017 Glider bvba
|
|
*
|
|
* Based on r8a7795-cpg-mssr.c
|
|
*
|
|
* Copyright (C) 2015 Glider bvba
|
|
* Copyright (C) 2015 Renesas Electronics Corp.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clk-uclass.h>
|
|
#include <dm.h>
|
|
#include <linux/bitops.h>
|
|
|
|
#include <dt-bindings/clock/r8a77995-cpg-mssr.h>
|
|
|
|
#include "renesas-cpg-mssr.h"
|
|
#include "rcar-gen3-cpg.h"
|
|
|
|
enum clk_ids {
|
|
/* Core Clock Outputs exported to DT */
|
|
LAST_DT_CORE_CLK = R8A77995_CLK_CPEX,
|
|
|
|
/* External Input Clocks */
|
|
CLK_EXTAL,
|
|
|
|
/* Internal Core Clocks */
|
|
CLK_MAIN,
|
|
CLK_PLL0,
|
|
CLK_PLL1,
|
|
CLK_PLL3,
|
|
CLK_PLL0D2,
|
|
CLK_PLL0D3,
|
|
CLK_PLL0D5,
|
|
CLK_PLL1D2,
|
|
CLK_PE,
|
|
CLK_S0,
|
|
CLK_S1,
|
|
CLK_S2,
|
|
CLK_S3,
|
|
CLK_SDSRC,
|
|
CLK_RPCSRC,
|
|
CLK_RINT,
|
|
CLK_OCO,
|
|
|
|
/* Module Clocks */
|
|
MOD_CLK_BASE
|
|
};
|
|
|
|
static const struct cpg_core_clk r8a77995_core_clks[] = {
|
|
/* External Clock Inputs */
|
|
DEF_INPUT("extal", CLK_EXTAL),
|
|
|
|
/* Internal Core Clocks */
|
|
DEF_BASE(".main", CLK_MAIN, CLK_TYPE_GEN3_MAIN, CLK_EXTAL),
|
|
DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN),
|
|
DEF_BASE(".pll3", CLK_PLL3, CLK_TYPE_GEN3_PLL3, CLK_MAIN),
|
|
|
|
DEF_FIXED(".pll0", CLK_PLL0, CLK_MAIN, 4, 250),
|
|
DEF_FIXED(".pll0d2", CLK_PLL0D2, CLK_PLL0, 2, 1),
|
|
DEF_FIXED(".pll0d3", CLK_PLL0D3, CLK_PLL0, 3, 1),
|
|
DEF_FIXED(".pll0d5", CLK_PLL0D5, CLK_PLL0, 5, 1),
|
|
DEF_FIXED(".pll1d2", CLK_PLL1D2, CLK_PLL1, 2, 1),
|
|
DEF_FIXED(".pe", CLK_PE, CLK_PLL0D3, 4, 1),
|
|
DEF_FIXED(".s0", CLK_S0, CLK_PLL1, 2, 1),
|
|
DEF_FIXED(".s1", CLK_S1, CLK_PLL1, 3, 1),
|
|
DEF_FIXED(".s2", CLK_S2, CLK_PLL1, 4, 1),
|
|
DEF_FIXED(".s3", CLK_S3, CLK_PLL1, 6, 1),
|
|
DEF_FIXED(".sdsrc", CLK_SDSRC, CLK_PLL1, 2, 1),
|
|
DEF_FIXED(".rpcsrc", CLK_RPCSRC, CLK_PLL1, 2, 1),
|
|
|
|
DEF_DIV6_RO(".r", CLK_RINT, CLK_EXTAL, CPG_RCKCR, 32),
|
|
|
|
DEF_RATE(".oco", CLK_OCO, 8 * 1000 * 1000),
|
|
|
|
/* Core Clock Outputs */
|
|
DEF_FIXED("z2", R8A77995_CLK_Z2, CLK_PLL0D3, 1, 1),
|
|
DEF_FIXED("ztr", R8A77995_CLK_ZTR, CLK_PLL1, 6, 1),
|
|
DEF_FIXED("zt", R8A77995_CLK_ZT, CLK_PLL1, 4, 1),
|
|
DEF_FIXED("zx", R8A77995_CLK_ZX, CLK_PLL1, 3, 1),
|
|
DEF_FIXED("s0d1", R8A77995_CLK_S0D1, CLK_S0, 1, 1),
|
|
DEF_FIXED("s1d1", R8A77995_CLK_S1D1, CLK_S1, 1, 1),
|
|
DEF_FIXED("s1d2", R8A77995_CLK_S1D2, CLK_S1, 2, 1),
|
|
DEF_FIXED("s1d4", R8A77995_CLK_S1D4, CLK_S1, 4, 1),
|
|
DEF_FIXED("s2d1", R8A77995_CLK_S2D1, CLK_S2, 1, 1),
|
|
DEF_FIXED("s2d2", R8A77995_CLK_S2D2, CLK_S2, 2, 1),
|
|
DEF_FIXED("s2d4", R8A77995_CLK_S2D4, CLK_S2, 4, 1),
|
|
DEF_FIXED("s3d1", R8A77995_CLK_S3D1, CLK_S3, 1, 1),
|
|
DEF_FIXED("s3d2", R8A77995_CLK_S3D2, CLK_S3, 2, 1),
|
|
DEF_FIXED("s3d4", R8A77995_CLK_S3D4, CLK_S3, 4, 1),
|
|
|
|
DEF_FIXED("cl", R8A77995_CLK_CL, CLK_PLL1, 48, 1),
|
|
DEF_FIXED("cp", R8A77995_CLK_CP, CLK_EXTAL, 2, 1),
|
|
DEF_FIXED("cpex", R8A77995_CLK_CPEX, CLK_EXTAL, 4, 1),
|
|
|
|
DEF_DIV6_RO("osc", R8A77995_CLK_OSC, CLK_EXTAL, CPG_RCKCR, 8),
|
|
|
|
DEF_GEN3_RPC("rpc", R8A77995_CLK_RPC, CLK_RPCSRC, 0x238),
|
|
|
|
DEF_GEN3_PE("s1d4c", R8A77995_CLK_S1D4C, CLK_S1, 4, CLK_PE, 2),
|
|
DEF_GEN3_PE("s3d1c", R8A77995_CLK_S3D1C, CLK_S3, 1, CLK_PE, 1),
|
|
DEF_GEN3_PE("s3d2c", R8A77995_CLK_S3D2C, CLK_S3, 2, CLK_PE, 2),
|
|
DEF_GEN3_PE("s3d4c", R8A77995_CLK_S3D4C, CLK_S3, 4, CLK_PE, 4),
|
|
|
|
DEF_GEN3_SD("sd0", R8A77995_CLK_SD0, CLK_SDSRC, 0x268),
|
|
|
|
DEF_DIV6P1("canfd", R8A77995_CLK_CANFD, CLK_PLL0D3, 0x244),
|
|
DEF_DIV6P1("mso", R8A77995_CLK_MSO, CLK_PLL1D2, 0x014),
|
|
|
|
DEF_GEN3_RCKSEL("r", R8A77995_CLK_R, CLK_RINT, 1, CLK_OCO, 61 * 4),
|
|
};
|
|
|
|
static const struct mssr_mod_clk r8a77995_mod_clks[] = {
|
|
DEF_MOD("scif5", 202, R8A77995_CLK_S3D4C),
|
|
DEF_MOD("scif4", 203, R8A77995_CLK_S3D4C),
|
|
DEF_MOD("scif3", 204, R8A77995_CLK_S3D4C),
|
|
DEF_MOD("scif1", 206, R8A77995_CLK_S3D4C),
|
|
DEF_MOD("scif0", 207, R8A77995_CLK_S3D4C),
|
|
DEF_MOD("msiof3", 208, R8A77995_CLK_MSO),
|
|
DEF_MOD("msiof2", 209, R8A77995_CLK_MSO),
|
|
DEF_MOD("msiof1", 210, R8A77995_CLK_MSO),
|
|
DEF_MOD("msiof0", 211, R8A77995_CLK_MSO),
|
|
DEF_MOD("sys-dmac2", 217, R8A77995_CLK_S3D1),
|
|
DEF_MOD("sys-dmac1", 218, R8A77995_CLK_S3D1),
|
|
DEF_MOD("sys-dmac0", 219, R8A77995_CLK_S3D1),
|
|
DEF_MOD("cmt3", 300, R8A77995_CLK_R),
|
|
DEF_MOD("cmt2", 301, R8A77995_CLK_R),
|
|
DEF_MOD("cmt1", 302, R8A77995_CLK_R),
|
|
DEF_MOD("cmt0", 303, R8A77995_CLK_R),
|
|
DEF_MOD("scif2", 310, R8A77995_CLK_S3D4C),
|
|
DEF_MOD("emmc0", 312, R8A77995_CLK_SD0),
|
|
DEF_MOD("usb-dmac0", 330, R8A77995_CLK_S3D1),
|
|
DEF_MOD("usb-dmac1", 331, R8A77995_CLK_S3D1),
|
|
DEF_MOD("rwdt", 402, R8A77995_CLK_R),
|
|
DEF_MOD("intc-ex", 407, R8A77995_CLK_CP),
|
|
DEF_MOD("intc-ap", 408, R8A77995_CLK_S1D2),
|
|
DEF_MOD("audmac0", 502, R8A77995_CLK_S3D1),
|
|
DEF_MOD("hscif3", 517, R8A77995_CLK_S3D1C),
|
|
DEF_MOD("hscif0", 520, R8A77995_CLK_S3D1C),
|
|
DEF_MOD("thermal", 522, R8A77995_CLK_CP),
|
|
DEF_MOD("pwm", 523, R8A77995_CLK_S3D4C),
|
|
DEF_MOD("fcpvd1", 602, R8A77995_CLK_S1D2),
|
|
DEF_MOD("fcpvd0", 603, R8A77995_CLK_S1D2),
|
|
DEF_MOD("fcpvbs", 607, R8A77995_CLK_S0D1),
|
|
DEF_MOD("vspd1", 622, R8A77995_CLK_S1D2),
|
|
DEF_MOD("vspd0", 623, R8A77995_CLK_S1D2),
|
|
DEF_MOD("vspbs", 627, R8A77995_CLK_S0D1),
|
|
DEF_MOD("ehci0", 703, R8A77995_CLK_S3D2),
|
|
DEF_MOD("hsusb", 704, R8A77995_CLK_S3D2),
|
|
DEF_MOD("du1", 723, R8A77995_CLK_S1D1),
|
|
DEF_MOD("du0", 724, R8A77995_CLK_S1D1),
|
|
DEF_MOD("lvds", 727, R8A77995_CLK_S2D1),
|
|
DEF_MOD("vin4", 807, R8A77995_CLK_S1D2),
|
|
DEF_MOD("etheravb", 812, R8A77995_CLK_S3D2),
|
|
DEF_MOD("imr0", 823, R8A77995_CLK_S1D2),
|
|
DEF_MOD("gpio6", 906, R8A77995_CLK_S3D4),
|
|
DEF_MOD("gpio5", 907, R8A77995_CLK_S3D4),
|
|
DEF_MOD("gpio4", 908, R8A77995_CLK_S3D4),
|
|
DEF_MOD("gpio3", 909, R8A77995_CLK_S3D4),
|
|
DEF_MOD("gpio2", 910, R8A77995_CLK_S3D4),
|
|
DEF_MOD("gpio1", 911, R8A77995_CLK_S3D4),
|
|
DEF_MOD("gpio0", 912, R8A77995_CLK_S3D4),
|
|
DEF_MOD("can-fd", 914, R8A77995_CLK_S3D2),
|
|
DEF_MOD("can-if1", 915, R8A77995_CLK_S3D4),
|
|
DEF_MOD("can-if0", 916, R8A77995_CLK_S3D4),
|
|
DEF_MOD("rpc", 917, R8A77995_CLK_RPC),
|
|
DEF_MOD("i2c3", 928, R8A77995_CLK_S3D2),
|
|
DEF_MOD("i2c2", 929, R8A77995_CLK_S3D2),
|
|
DEF_MOD("i2c1", 930, R8A77995_CLK_S3D2),
|
|
DEF_MOD("i2c0", 931, R8A77995_CLK_S3D2),
|
|
DEF_MOD("ssi-all", 1005, R8A77995_CLK_S3D4),
|
|
DEF_MOD("ssi4", 1011, MOD_CLK_ID(1005)),
|
|
DEF_MOD("ssi3", 1012, MOD_CLK_ID(1005)),
|
|
DEF_MOD("scu-all", 1017, R8A77995_CLK_S3D4),
|
|
DEF_MOD("scu-dvc1", 1018, MOD_CLK_ID(1017)),
|
|
DEF_MOD("scu-dvc0", 1019, MOD_CLK_ID(1017)),
|
|
DEF_MOD("scu-ctu1-mix1", 1020, MOD_CLK_ID(1017)),
|
|
DEF_MOD("scu-ctu0-mix0", 1021, MOD_CLK_ID(1017)),
|
|
DEF_MOD("scu-src6", 1025, MOD_CLK_ID(1017)),
|
|
DEF_MOD("scu-src5", 1026, MOD_CLK_ID(1017)),
|
|
};
|
|
|
|
/*
|
|
* CPG Clock Data
|
|
*/
|
|
|
|
/*
|
|
* MD19 EXTAL (MHz) PLL0 PLL1 PLL3
|
|
*--------------------------------------------------------------------
|
|
* 0 48 x 1 x250/4 x100/3 x100/3
|
|
* 1 48 x 1 x250/4 x100/3 x58/3
|
|
*/
|
|
#define CPG_PLL_CONFIG_INDEX(md) (((md) & BIT(19)) >> 19)
|
|
|
|
static const struct rcar_gen3_cpg_pll_config cpg_pll_configs[2] = {
|
|
/* EXTAL div PLL1 mult/div PLL3 mult/div */
|
|
{ 1, 100, 3, 100, 3, },
|
|
{ 1, 100, 3, 58, 3, },
|
|
};
|
|
|
|
static const struct mstp_stop_table r8a77995_mstp_table[] = {
|
|
{ 0x00200000, 0x0, 0x00200000, 0 },
|
|
{ 0xFFFFFFFF, 0x0, 0xFFFFFFFF, 0 },
|
|
{ 0x340E2FDC, 0x2040, 0x340E2FDC, 0 },
|
|
{ 0xFFFFFFDF, 0x400, 0xFFFFFFDF, 0 },
|
|
{ 0x80000184, 0x180, 0x80000184, 0 },
|
|
{ 0xC3FFFFFF, 0x0, 0xC3FFFFFF, 0 },
|
|
{ 0xFFFFFFFF, 0x0, 0xFFFFFFFF, 0 },
|
|
{ 0xFFFFFFFF, 0x0, 0xFFFFFFFF, 0 },
|
|
{ 0x01F1FFF7, 0x0, 0x01F1FFF7, 0 },
|
|
{ 0xFFFFFFFE, 0x0, 0xFFFFFFFE, 0 },
|
|
{ 0xFFFEFFE0, 0x0, 0xFFFEFFE0, 0 },
|
|
{ 0x000000B7, 0x0, 0x000000B7, 0 },
|
|
};
|
|
|
|
static const void *r8a77995_get_pll_config(const u32 cpg_mode)
|
|
{
|
|
return &cpg_pll_configs[CPG_PLL_CONFIG_INDEX(cpg_mode)];
|
|
}
|
|
|
|
static const struct cpg_mssr_info r8a77995_cpg_mssr_info = {
|
|
.core_clk = r8a77995_core_clks,
|
|
.core_clk_size = ARRAY_SIZE(r8a77995_core_clks),
|
|
.mod_clk = r8a77995_mod_clks,
|
|
.mod_clk_size = ARRAY_SIZE(r8a77995_mod_clks),
|
|
.mstp_table = r8a77995_mstp_table,
|
|
.mstp_table_size = ARRAY_SIZE(r8a77995_mstp_table),
|
|
.reset_node = "renesas,r8a77995-rst",
|
|
.mod_clk_base = MOD_CLK_BASE,
|
|
.clk_extal_id = CLK_EXTAL,
|
|
.clk_extalr_id = ~0,
|
|
.get_pll_config = r8a77995_get_pll_config,
|
|
};
|
|
|
|
static const struct udevice_id r8a77995_clk_ids[] = {
|
|
{
|
|
.compatible = "renesas,r8a77995-cpg-mssr",
|
|
.data = (ulong)&r8a77995_cpg_mssr_info
|
|
},
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(clk_r8a77995) = {
|
|
.name = "clk_r8a77995",
|
|
.id = UCLASS_CLK,
|
|
.of_match = r8a77995_clk_ids,
|
|
.priv_auto = sizeof(struct gen3_clk_priv),
|
|
.ops = &gen3_clk_ops,
|
|
.probe = gen3_clk_probe,
|
|
.remove = gen3_clk_remove,
|
|
};
|