mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-19 09:43:08 +00:00
4a84cf06aa
Add low level platform initialization for the AST2600 SoC. The 2-stage booting with U-Boot SPL are leveraged to support different booting mode. However, currently the patch supports only the booting from memory-mapped SPI flash. Signed-off-by: Chia-Wei, Wang <chiawei_wang@aspeedtech.com> Reviewed-by: Ryan Chen <ryan_chen@aspeedtech.com>
55 lines
1.2 KiB
C
55 lines
1.2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (c) Aspeed Technology Inc.
|
|
*/
|
|
#include <common.h>
|
|
#include <debug_uart.h>
|
|
#include <dm.h>
|
|
#include <spl.h>
|
|
#include <init.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/scu_ast2600.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
void board_init_f(ulong dummy)
|
|
{
|
|
spl_early_init();
|
|
preloader_console_init();
|
|
timer_init();
|
|
dram_init();
|
|
}
|
|
|
|
u32 spl_boot_device(void)
|
|
{
|
|
return BOOT_DEVICE_RAM;
|
|
}
|
|
|
|
struct image_header *spl_get_load_buffer(ssize_t offset, size_t size)
|
|
{
|
|
/*
|
|
* When boot from SPI, AST2600 already remap 0x00000000 ~ 0x0fffffff
|
|
* to BMC SPI memory space 0x20000000 ~ 0x2fffffff. The next stage BL
|
|
* has been located in SPI for XIP. In this case, the load buffer for
|
|
* SPL image loading will be set to the remapped address of the next
|
|
* BL instead of the DRAM space CONFIG_SYS_LOAD_ADDR
|
|
*/
|
|
return (struct image_header *)(CONFIG_SYS_TEXT_BASE);
|
|
}
|
|
|
|
#ifdef CONFIG_SPL_OS_BOOT
|
|
int spl_start_uboot(void)
|
|
{
|
|
/* boot linux */
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SPL_LOAD_FIT
|
|
int board_fit_config_name_match(const char *name)
|
|
{
|
|
/* just empty function now - can't decide what to choose */
|
|
debug("%s: %s\n", __func__, name);
|
|
return 0;
|
|
}
|
|
#endif
|