mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 15:14:43 +00:00
fcabdf1e7c
Axi qspi controller supports 32-bit & 24-bit addressing modes for micron, macronix & spansion flash parts. But for winbond flashes it only supports 24-bit addressing mode. Enable CONFIG_SPI_FLASH_BAR to use extended addressing mode to make 32-bit addressing mode work on all flashes. Signed-off-by: T Karthik Reddy <t.karthik.reddy@xilinx.com> Acked-by: Ashok Reddy Soma <ashok.reddy.soma@xilinx.com> Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/f3864966c8ddd766a1702ad61b0e008a1f57462f.1665565423.git.michal.simek@amd.com
100 lines
2.5 KiB
Text
100 lines
2.5 KiB
Text
CONFIG_MICROBLAZE=y
|
|
CONFIG_TEXT_BASE=0x29000000
|
|
CONFIG_SYS_MALLOC_LEN=0xc0000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x400
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_ENV_SIZE=0x20000
|
|
CONFIG_DEFAULT_DEVICE_TREE="microblaze-generic"
|
|
CONFIG_SYS_PROMPT="U-Boot-mONStR> "
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_SPL=y
|
|
CONFIG_SYS_LOAD_ADDR=0x0
|
|
CONFIG_TARGET_MICROBLAZE_GENERIC=y
|
|
CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR=1
|
|
CONFIG_XILINX_MICROBLAZE0_USE_BARREL=1
|
|
CONFIG_XILINX_MICROBLAZE0_USE_DIV=1
|
|
CONFIG_XILINX_MICROBLAZE0_USE_HW_MUL=1
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_REMAKE_ELF=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_BOOTDELAY=-1
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="root=romfs"
|
|
CONFIG_USE_PREBOOT=y
|
|
CONFIG_PREBOOT="echo U-BOOT for ${hostname};setenv preboot;echo"
|
|
CONFIG_SYS_CONSOLE_IS_IN_ENV=y
|
|
CONFIG_DISPLAY_BOARDINFO=y
|
|
CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
CONFIG_SPL_FOOTPRINT_LIMIT=y
|
|
CONFIG_SPL_MAX_FOOTPRINT=0xffb00
|
|
CONFIG_SPL_BOARD_INIT=y
|
|
CONFIG_SPL_SYS_MALLOC_SIMPLE=y
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
CONFIG_SPL_STACK=0x100000
|
|
CONFIG_SPL_NOR_SUPPORT=y
|
|
CONFIG_SPL_OS_BOOT=y
|
|
CONFIG_SYS_SPL_ARGS_ADDR=0x2a000000
|
|
CONFIG_SYS_OS_BASE=0x2c060000
|
|
CONFIG_SYS_MAXARGS=15
|
|
CONFIG_SYS_CBSIZE=512
|
|
CONFIG_SYS_PBSIZE=544
|
|
CONFIG_SYS_BOOTM_LEN=0x4000000
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_SPL=y
|
|
CONFIG_CMD_ASKENV=y
|
|
CONFIG_CMD_GREPENV=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_SAVES=y
|
|
CONFIG_BOOTP_BOOTFILESIZE=y
|
|
CONFIG_CMD_TFTPPUT=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_JFFS2=y
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
CONFIG_OF_EMBED=y
|
|
CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_NETCONSOLE=y
|
|
CONFIG_SYS_FAULT_ECHO_LINK_DOWN=y
|
|
CONFIG_SPL_DM=y
|
|
CONFIG_XILINX_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_LED=y
|
|
CONFIG_LED_GPIO=y
|
|
CONFIG_MTD=y
|
|
CONFIG_DM_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_CFI_FLASH=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_EMPTY_INFO=y
|
|
CONFIG_FLASH_CFI_MTD=y
|
|
CONFIG_SYS_FLASH_PROTECTION=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_SYS_MAX_FLASH_SECT=2048
|
|
CONFIG_SPI_FLASH_BAR=y
|
|
CONFIG_SPI_FLASH_ISSI=y
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_SPI_FLASH_SST=y
|
|
CONFIG_SPI_FLASH_WINBOND=y
|
|
CONFIG_PHY_ATHEROS=y
|
|
CONFIG_PHY_BROADCOM=y
|
|
CONFIG_PHY_DAVICOM=y
|
|
CONFIG_PHY_LXT=y
|
|
CONFIG_PHY_MARVELL=y
|
|
CONFIG_PHY_MICREL=y
|
|
CONFIG_PHY_MICREL_KSZ90X1=y
|
|
CONFIG_PHY_NATSEMI=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_VITESSE=y
|
|
CONFIG_DM_ETH_PHY=y
|
|
CONFIG_XILINX_AXIEMAC=y
|
|
CONFIG_XILINX_EMACLITE=y
|
|
CONFIG_SYS_NS16550=y
|
|
CONFIG_XILINX_UARTLITE=y
|
|
CONFIG_XILINX_SPI=y
|
|
CONFIG_SYSRESET_GPIO=y
|
|
CONFIG_SYSRESET_MICROBLAZE=y
|
|
CONFIG_WDT=y
|
|
CONFIG_XILINX_TB_WATCHDOG=y
|