mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 00:47:26 +00:00
ccc7595a81
as we switch to support DM and DTS, rework the existing DTS trees. Change also Linux specific Device trees, goal is to push this changes to linux. Collect U-Boot specific changes in separate "*u-boot*" dts files. Signed-off-by: Heiko Schocher <hs@denx.de>
84 lines
2.4 KiB
Text
84 lines
2.4 KiB
Text
// SPDX-License-Identifier: (GPL-2.0)
|
|
/*
|
|
* support for the imx6 based aristainetos2 board
|
|
* parts for 4.3 inch LG display on the parallel port and atmel maxtouch
|
|
*
|
|
* Copyright (C) 2019 Heiko Schocher <hs@denx.de>
|
|
* Copyright (C) 2015 Heiko Schocher <hs@denx.de>
|
|
*
|
|
*/
|
|
/dts-v1/;
|
|
#include "imx6dl.dtsi"
|
|
|
|
/ {
|
|
display0: disp0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "fsl,imx-parallel-display";
|
|
interface-pix-fmt = "rgb24";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_ipu_disp>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
display0_in: endpoint {
|
|
remote-endpoint = <&ipu1_di0_disp0>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
display_out: endpoint {
|
|
remote-endpoint = <&panel_in>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c3 {
|
|
touch: touch@4b {
|
|
compatible = "atmel,maxtouch";
|
|
reg = <0x4b>;
|
|
interrupt-parent = <&gpio2>;
|
|
interrupts = <9 8>;
|
|
};
|
|
};
|
|
|
|
&ipu1_di0_disp0 {
|
|
remote-endpoint = <&display0_in>;
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl_ipu_disp: ipudisp1grp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x31
|
|
MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0xE1
|
|
MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10
|
|
MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10
|
|
MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0xE1
|
|
MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0xE1
|
|
MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0xE1
|
|
MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0xE1
|
|
MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0xE1
|
|
MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0xE1
|
|
MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0xE1
|
|
MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0xE1
|
|
MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0xE1
|
|
MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0xE1
|
|
MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0xE1
|
|
MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0xE1
|
|
MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0xE1
|
|
MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0xE1
|
|
MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0xe1
|
|
MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0xE1
|
|
MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0xE1
|
|
MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0xE1
|
|
MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0xE1
|
|
MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0xE1
|
|
MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0xE1
|
|
MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0xE1
|
|
MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0xE1
|
|
MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0xE1
|
|
>;
|
|
};
|
|
};
|