mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 20:54:31 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
50 lines
2 KiB
C
50 lines
2 KiB
C
/*
|
|
* (C) Copyright 2010,2011
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _TEGRA20_GP_PADCTRL_H_
|
|
#define _TEGRA20_GP_PADCTRL_H_
|
|
|
|
#include <asm/arch-tegra/gp_padctrl.h>
|
|
|
|
/* APB_MISC_GP and padctrl registers */
|
|
struct apb_misc_gp_ctlr {
|
|
u32 modereg; /* 0x00: APB_MISC_GP_MODEREG */
|
|
u32 hidrev; /* 0x04: APB_MISC_GP_HIDREV */
|
|
u32 reserved0[22]; /* 0x08 - 0x5C: */
|
|
u32 emu_revid; /* 0x60: APB_MISC_GP_EMU_REVID */
|
|
u32 xactor_scratch; /* 0x64: APB_MISC_GP_XACTOR_SCRATCH */
|
|
u32 aocfg1; /* 0x68: APB_MISC_GP_AOCFG1PADCTRL */
|
|
u32 aocfg2; /* 0x6c: APB_MISC_GP_AOCFG2PADCTRL */
|
|
u32 atcfg1; /* 0x70: APB_MISC_GP_ATCFG1PADCTRL */
|
|
u32 atcfg2; /* 0x74: APB_MISC_GP_ATCFG2PADCTRL */
|
|
u32 cdevcfg1; /* 0x78: APB_MISC_GP_CDEV1CFGPADCTRL */
|
|
u32 cdevcfg2; /* 0x7C: APB_MISC_GP_CDEV2CFGPADCTRL */
|
|
u32 csuscfg; /* 0x80: APB_MISC_GP_CSUSCFGPADCTRL */
|
|
u32 dap1cfg; /* 0x84: APB_MISC_GP_DAP1CFGPADCTRL */
|
|
u32 dap2cfg; /* 0x88: APB_MISC_GP_DAP2CFGPADCTRL */
|
|
u32 dap3cfg; /* 0x8C: APB_MISC_GP_DAP3CFGPADCTRL */
|
|
u32 dap4cfg; /* 0x90: APB_MISC_GP_DAP4CFGPADCTRL */
|
|
u32 dbgcfg; /* 0x94: APB_MISC_GP_DBGCFGPADCTRL */
|
|
u32 lcdcfg1; /* 0x98: APB_MISC_GP_LCDCFG1PADCTRL */
|
|
u32 lcdcfg2; /* 0x9C: APB_MISC_GP_LCDCFG2PADCTRL */
|
|
u32 sdmmc2_cfg; /* 0xA0: APB_MISC_GP_SDMMC2CFGPADCTRL */
|
|
u32 sdmmc3_cfg; /* 0xA4: APB_MISC_GP_SDMMC3CFGPADCTRL */
|
|
u32 spicfg; /* 0xA8: APB_MISC_GP_SPICFGPADCTRL */
|
|
u32 uaacfg; /* 0xAC: APB_MISC_GP_UAACFGPADCTRL */
|
|
u32 uabcfg; /* 0xB0: APB_MISC_GP_UABCFGPADCTRL */
|
|
u32 uart2cfg; /* 0xB4: APB_MISC_GP_UART2CFGPADCTRL */
|
|
u32 uart3cfg; /* 0xB8: APB_MISC_GP_UART3CFGPADCTRL */
|
|
u32 vicfg1; /* 0xBC: APB_MISC_GP_VICFG1PADCTRL */
|
|
u32 vicfg2; /* 0xC0: APB_MISC_GP_VICFG2PADCTRL */
|
|
u32 xm2cfga; /* 0xC4: APB_MISC_GP_XM2CFGAPADCTRL */
|
|
u32 xm2cfgc; /* 0xC8: APB_MISC_GP_XM2CFGCPADCTRL */
|
|
u32 xm2cfgd; /* 0xCC: APB_MISC_GP_XM2CFGDPADCTRL */
|
|
u32 xm2clkcfg; /* 0xD0: APB_MISC_GP_XM2CLKCFGPADCTRL */
|
|
u32 memcomp; /* 0xD4: APB_MISC_GP_MEMCOMPPADCTRL */
|
|
};
|
|
|
|
#endif /* _TEGRA20_GP_PADCTRL_H_ */
|