mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 07:57:21 +00:00
f6e7f07c17
In the Linux coding style, it is recommended to include <linux/io.h> rather than <asm/io.h>. Follow this trend. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
201 lines
4.6 KiB
C
201 lines
4.6 KiB
C
/*
|
|
* Copyright (C) 2011-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <linux/io.h>
|
|
#include <mach/sc-regs.h>
|
|
#include <mach/sg-regs.h>
|
|
|
|
static void dpll_init(void)
|
|
{
|
|
u32 tmp;
|
|
/*
|
|
* Set DPLL SSC parameters for DPLLCTRL3
|
|
* [23] DIVN_TEST 0x1
|
|
* [22:16] DIVN 0x50
|
|
* [10] FREFSEL_TEST 0x1
|
|
* [9:8] FREFSEL 0x2
|
|
* [4] ICPD_TEST 0x1
|
|
* [3:0] ICPD 0xb
|
|
*/
|
|
tmp = readl(SC_DPLLCTRL3);
|
|
tmp &= ~0x00ff0717;
|
|
tmp |= 0x00d0061b;
|
|
writel(tmp, SC_DPLLCTRL3);
|
|
|
|
/*
|
|
* Set DPLL SSC parameters for DPLLCTRL
|
|
* <-1%> <-2%>
|
|
* [29:20] SSC_UPCNT 132 (0x084) 132 (0x084)
|
|
* [14:0] SSC_dK 6335(0x18bf) 12710(0x31a6)
|
|
*/
|
|
tmp = readl(SC_DPLLCTRL);
|
|
tmp &= ~0x3ff07fff;
|
|
#ifdef CONFIG_DPLL_SSC_RATE_1PER
|
|
tmp |= 0x084018bf;
|
|
#else
|
|
tmp |= 0x084031a6;
|
|
#endif
|
|
writel(tmp, SC_DPLLCTRL);
|
|
|
|
/*
|
|
* Set DPLL SSC parameters for DPLLCTRL2
|
|
* [31:29] SSC_STEP 0
|
|
* [27] SSC_REG_REF 1
|
|
* [26:20] SSC_M 79 (0x4f)
|
|
* [19:0] SSC_K 964689 (0xeb851)
|
|
*/
|
|
tmp = readl(SC_DPLLCTRL2);
|
|
tmp &= ~0xefffffff;
|
|
tmp |= 0x0cfeb851;
|
|
writel(tmp, SC_DPLLCTRL2);
|
|
}
|
|
|
|
static void upll_init(void)
|
|
{
|
|
u32 tmp, clk_mode_upll, clk_mode_axosel;
|
|
|
|
tmp = readl(SG_PINMON0);
|
|
clk_mode_upll = tmp & SG_PINMON0_CLK_MODE_UPLLSRC_MASK;
|
|
clk_mode_axosel = tmp & SG_PINMON0_CLK_MODE_AXOSEL_MASK;
|
|
|
|
/* set 0 to SNRT(UPLLCTRL.bit28) and K_LD(UPLLCTRL.bit[27]) */
|
|
tmp = readl(SC_UPLLCTRL);
|
|
tmp &= ~0x18000000;
|
|
writel(tmp, SC_UPLLCTRL);
|
|
|
|
if (clk_mode_upll == SG_PINMON0_CLK_MODE_UPLLSRC_DEFAULT) {
|
|
if (clk_mode_axosel == SG_PINMON0_CLK_MODE_AXOSEL_25000KHZ_U ||
|
|
clk_mode_axosel == SG_PINMON0_CLK_MODE_AXOSEL_25000KHZ_A) {
|
|
/* AXO: 25MHz */
|
|
tmp &= ~0x07ffffff;
|
|
tmp |= 0x0228f5c0;
|
|
} else {
|
|
/* AXO: default 24.576MHz */
|
|
tmp &= ~0x07ffffff;
|
|
tmp |= 0x02328000;
|
|
}
|
|
}
|
|
|
|
writel(tmp, SC_UPLLCTRL);
|
|
|
|
/* set 1 to K_LD(UPLLCTRL.bit[27]) */
|
|
tmp |= 0x08000000;
|
|
writel(tmp, SC_UPLLCTRL);
|
|
|
|
/* wait 10 usec */
|
|
udelay(10);
|
|
|
|
/* set 1 to SNRT(UPLLCTRL.bit[28]) */
|
|
tmp |= 0x10000000;
|
|
writel(tmp, SC_UPLLCTRL);
|
|
}
|
|
|
|
static void vpll_init(void)
|
|
{
|
|
u32 tmp, clk_mode_axosel;
|
|
|
|
tmp = readl(SG_PINMON0);
|
|
clk_mode_axosel = tmp & SG_PINMON0_CLK_MODE_AXOSEL_MASK;
|
|
|
|
/* set 1 to VPLA27WP and VPLA27WP */
|
|
tmp = readl(SC_VPLL27ACTRL);
|
|
tmp |= 0x00000001;
|
|
writel(tmp, SC_VPLL27ACTRL);
|
|
tmp = readl(SC_VPLL27BCTRL);
|
|
tmp |= 0x00000001;
|
|
writel(tmp, SC_VPLL27BCTRL);
|
|
|
|
/* Set 0 to VPLA_K_LD and VPLB_K_LD */
|
|
tmp = readl(SC_VPLL27ACTRL3);
|
|
tmp &= ~0x10000000;
|
|
writel(tmp, SC_VPLL27ACTRL3);
|
|
tmp = readl(SC_VPLL27BCTRL3);
|
|
tmp &= ~0x10000000;
|
|
writel(tmp, SC_VPLL27BCTRL3);
|
|
|
|
/* Set 0 to VPLA_SNRST and VPLB_SNRST */
|
|
tmp = readl(SC_VPLL27ACTRL2);
|
|
tmp &= ~0x10000000;
|
|
writel(tmp, SC_VPLL27ACTRL2);
|
|
tmp = readl(SC_VPLL27BCTRL2);
|
|
tmp &= ~0x10000000;
|
|
writel(tmp, SC_VPLL27BCTRL2);
|
|
|
|
/* Set 0x20 to VPLA_SNRST and VPLB_SNRST */
|
|
tmp = readl(SC_VPLL27ACTRL2);
|
|
tmp &= ~0x0000007f;
|
|
tmp |= 0x00000020;
|
|
writel(tmp, SC_VPLL27ACTRL2);
|
|
tmp = readl(SC_VPLL27BCTRL2);
|
|
tmp &= ~0x0000007f;
|
|
tmp |= 0x00000020;
|
|
writel(tmp, SC_VPLL27BCTRL2);
|
|
|
|
if (clk_mode_axosel == SG_PINMON0_CLK_MODE_AXOSEL_25000KHZ_U ||
|
|
clk_mode_axosel == SG_PINMON0_CLK_MODE_AXOSEL_25000KHZ_A) {
|
|
/* AXO: 25MHz */
|
|
tmp = readl(SC_VPLL27ACTRL3);
|
|
tmp &= ~0x000fffff;
|
|
tmp |= 0x00066664;
|
|
writel(tmp, SC_VPLL27ACTRL3);
|
|
tmp = readl(SC_VPLL27BCTRL3);
|
|
tmp &= ~0x000fffff;
|
|
tmp |= 0x00066664;
|
|
writel(tmp, SC_VPLL27BCTRL3);
|
|
} else {
|
|
/* AXO: default 24.576MHz */
|
|
tmp = readl(SC_VPLL27ACTRL3);
|
|
tmp &= ~0x000fffff;
|
|
tmp |= 0x000f5800;
|
|
writel(tmp, SC_VPLL27ACTRL3);
|
|
tmp = readl(SC_VPLL27BCTRL3);
|
|
tmp &= ~0x000fffff;
|
|
tmp |= 0x000f5800;
|
|
writel(tmp, SC_VPLL27BCTRL3);
|
|
}
|
|
|
|
/* Set 1 to VPLA_K_LD and VPLB_K_LD */
|
|
tmp = readl(SC_VPLL27ACTRL3);
|
|
tmp |= 0x10000000;
|
|
writel(tmp, SC_VPLL27ACTRL3);
|
|
tmp = readl(SC_VPLL27BCTRL3);
|
|
tmp |= 0x10000000;
|
|
writel(tmp, SC_VPLL27BCTRL3);
|
|
|
|
/* wait 10 usec */
|
|
udelay(10);
|
|
|
|
/* Set 0 to VPLA_SNRST and VPLB_SNRST */
|
|
tmp = readl(SC_VPLL27ACTRL2);
|
|
tmp |= 0x10000000;
|
|
writel(tmp, SC_VPLL27ACTRL2);
|
|
tmp = readl(SC_VPLL27BCTRL2);
|
|
tmp |= 0x10000000;
|
|
writel(tmp, SC_VPLL27BCTRL2);
|
|
|
|
/* set 0 to VPLA27WP and VPLA27WP */
|
|
tmp = readl(SC_VPLL27ACTRL);
|
|
tmp &= ~0x00000001;
|
|
writel(tmp, SC_VPLL27ACTRL);
|
|
tmp = readl(SC_VPLL27BCTRL);
|
|
tmp |= ~0x00000001;
|
|
writel(tmp, SC_VPLL27BCTRL);
|
|
}
|
|
|
|
void pll_init(void)
|
|
{
|
|
dpll_init();
|
|
upll_init();
|
|
vpll_init();
|
|
|
|
/*
|
|
* Wait 500 usec until dpll get stable
|
|
* We wait 10 usec in upll_init() and vpll_init()
|
|
* so 20 usec can be saved here.
|
|
*/
|
|
udelay(480);
|
|
}
|