mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 20:54:31 +00:00
660a2e650d
- switch to correct ecc layout used by the RBL enable CONFIG_NAND_6BYTES_OOB_FREE_10BYTES_ECC - update default environment - change A2CR to correct value for UART boot mode - adapt cs3cfg timings for nand - change LED bootmode signalization Signed-off-by: Heiko Schocher <hs@denx.de> Cc: Tom Rini <trini@ti.com>
202 lines
6.9 KiB
INI
202 lines
6.9 KiB
INI
; General settings that can be overwritten in the host code
|
|
; that calls the AISGen library.
|
|
[General]
|
|
|
|
; Can be 8 or 16 - used in emifa
|
|
busWidth=8
|
|
|
|
; SPIMASTER,I2CMASTER,EMIFA,NAND,EMAC,UART,PCI,HPI,USB,MMC_SD,VLYNQ,RAW
|
|
BootMode=UART
|
|
|
|
; 8,16,24 - used for SPI,I2C
|
|
;AddrWidth=8
|
|
|
|
; NO_CRC,SECTION_CRC,SINGLE_CRC
|
|
crcCheckType=NO_CRC
|
|
|
|
; This section allows setting the PLL0 system clock with a
|
|
; specified multiplier and divider as shown. The clock source
|
|
; can also be chosen for internal or external.
|
|
; |------24|------16|-------8|-------0|
|
|
; PLL0CFG0: | CLKMODE| PLLM | PREDIV | POSTDIV|
|
|
; PLL0CFG1: | RSVD | PLLDIV1| PLLDIV3| PLLDIV7|
|
|
;[PLL0CONFIG]
|
|
;PLL0CFG0 = 0x00180001
|
|
;PLL0CFG1 = 0x00000205
|
|
|
|
[PLLANDCLOCKCONFIG]
|
|
PLL0CFG0 = 0x00180001
|
|
PLL0CFG1 = 0x00000205
|
|
PERIPHCLKCFG = 0x00000051
|
|
|
|
; This section allows setting up the PLL1. Usually this will
|
|
; take place as part of the EMIF3a DDR setup. The format of
|
|
; the input args is as follows:
|
|
; |------24|------16|-------8|-------0|
|
|
; PLL1CFG0: | PLLM| POSTDIV| PLLDIV1| PLLDIV2|
|
|
; PLL1CFG1: | RSVD | PLLDIV3|
|
|
[PLL1CONFIG]
|
|
PLL1CFG0 = 0x18010001
|
|
PLL1CFG1 = 0x00000002
|
|
|
|
; This section lets us configure the peripheral interface
|
|
; of the current booting peripheral (I2C, SPI, or UART).
|
|
; Use with caution. The format of the PERIPHCLKCFG field
|
|
; is as follows:
|
|
; SPI: |------24|------16|-------8|-------0|
|
|
; | RSVD |PRESCALE|
|
|
;
|
|
; I2C: |------24|------16|-------8|-------0|
|
|
; | RSVD |PRESCALE| CLKL | CLKH |
|
|
;
|
|
; UART: |------24|------16|-------8|-------0|
|
|
; | RSVD | OSR | DLH | DLL |
|
|
[PERIPHCLKCFG]
|
|
PERIPHCLKCFG = 0x00000051
|
|
|
|
; This section can be used to configure the PLL1 and the EMIF3a registers
|
|
; for starting the DDR2 interface.
|
|
; See PLL1CONFIG section for the format of the PLL1CFG fields.
|
|
; |------24|------16|-------8|-------0|
|
|
; PLL1CFG0: | PLL1CFG |
|
|
; PLL1CFG1: | PLL1CFG |
|
|
; DDRPHYC1R: | DDRPHYC1R |
|
|
; SDCR: | SDCR |
|
|
; SDTIMR: | SDTIMR |
|
|
; SDTIMR2: | SDTIMR2 |
|
|
; SDRCR: | SDRCR |
|
|
; CLK2XSRC: | CLK2XSRC |
|
|
[EMIF3DDR]
|
|
PLL1CFG0 = 0x18010001
|
|
PLL1CFG1 = 0x00000002
|
|
DDRPHYC1R = 0x000000C2
|
|
SDCR = 0x0017C432
|
|
SDTIMR = 0x26922A09
|
|
SDTIMR2 = 0x4414C722
|
|
SDRCR = 0x00000498
|
|
CLK2XSRC = 0x00000000
|
|
|
|
; This section can be used to configure the EMIFA to use
|
|
; CS0 as an SDRAM interface. The fields required to do this
|
|
; are given below.
|
|
; |------24|------16|-------8|-------0|
|
|
; SDBCR: | SDBCR |
|
|
; SDTIMR: | SDTIMR |
|
|
; SDRSRPDEXIT: | SDRSRPDEXIT |
|
|
; SDRCR: | SDRCR |
|
|
; DIV4p5_CLK_ENABLE: | DIV4p5_CLK_ENABLE |
|
|
;[EMIF25SDRAM]
|
|
;SDBCR = 0x00004421
|
|
;SDTIMR = 0x42215810
|
|
;SDRSRPDEXIT = 0x00000009
|
|
;SDRCR = 0x00000410
|
|
;DIV4p5_CLK_ENABLE = 0x00000001
|
|
|
|
; This section can be used to configure the async chip selects
|
|
; of the EMIFA (CS2-CS5). The fields required to do this
|
|
; are given below.
|
|
; |------24|------16|-------8|-------0|
|
|
; A1CR: | A1CR |
|
|
; A2CR: | A2CR |
|
|
; A3CR: | A3CR |
|
|
; A4CR: | A4CR |
|
|
; NANDFCR: | NANDFCR |
|
|
;[EMIF25ASYNC]
|
|
;A1CR = 0x00000000
|
|
;A2CR = 0x00000000
|
|
;A3CR = 0x00000000
|
|
;A4CR = 0x00000000
|
|
;NANDFCR = 0x00000000
|
|
[EMIF25ASYNC]
|
|
A1CR = 0x00000000
|
|
A2CR = 0x04202110
|
|
A3CR = 0x00000000
|
|
A4CR = 0x00000000
|
|
NANDFCR = 0x00000012
|
|
|
|
; This section should be used in place of PLL0CONFIG when
|
|
; the I2C, SPI, or UART modes are being used. This ensures that
|
|
; the system PLL and the peripheral's clocks are changed together.
|
|
; See PLL0CONFIG section for the format of the PLL0CFG fields.
|
|
; See PERIPHCLKCFG section for the format of the CLKCFG field.
|
|
; |------24|------16|-------8|-------0|
|
|
; PLL0CFG0: | PLL0CFG |
|
|
; PLL0CFG1: | PLL0CFG |
|
|
; PERIPHCLKCFG: | CLKCFG |
|
|
;[PLLANDCLOCKCONFIG]
|
|
;PLL0CFG0 = 0x00180001
|
|
;PLL0CFG1 = 0x00000205
|
|
;PERIPHCLKCFG = 0x00010032
|
|
|
|
; This section should be used to setup the power state of modules
|
|
; of the two PSCs. This section can be included multiple times to
|
|
; allow the configuration of any or all of the device modules.
|
|
; |------24|------16|-------8|-------0|
|
|
; LPSCCFG: | PSCNUM | MODULE | PD | STATE |
|
|
;[PSCCONFIG]
|
|
;LPSCCFG=
|
|
|
|
; This section allows setting of a single PINMUX register.
|
|
; This section can be included multiple times to allow setting
|
|
; as many PINMUX registers as needed.
|
|
; |------24|------16|-------8|-------0|
|
|
; REGNUM: | regNum |
|
|
; MASK: | mask |
|
|
; VALUE: | value |
|
|
;[PINMUX]
|
|
;REGNUM = 5
|
|
;MASK = 0x00FF0000
|
|
;VALUE = 0x00880000
|
|
|
|
; No Params required - simply include this section for the fast boot
|
|
; function to be called
|
|
;[FASTBOOT]
|
|
|
|
; This section allows setting up the PLL1. Usually this will
|
|
; take place as part of the EMIF3a DDR setup. The format of
|
|
; the input args is as follows:
|
|
; |------24|------16|-------8|-------0|
|
|
; PLL1CFG0: | PLLM| POSTDIV| PLLDIV1| PLLDIV2|
|
|
; PLL1CFG1: | RSVD | PLLDIV3|
|
|
;[PLL1CONFIG]
|
|
;PLL1CFG0 = 0x15010001
|
|
;PLL1CFG1 = 0x00000002
|
|
|
|
; This section can be used to configure the PLL1 and the EMIF3a registers
|
|
; for starting the DDR2 interface on ARM-boot D800K002 devices.
|
|
; |------24|------16|-------8|-------0|
|
|
; DDRPHYC1R: | DDRPHYC1R |
|
|
; SDCR: | SDCR |
|
|
; SDTIMR: | SDTIMR |
|
|
; SDTIMR2: | SDTIMR2 |
|
|
; SDRCR: | SDRCR |
|
|
; CLK2XSRC: | CLK2XSRC |
|
|
;[ARM_EMIF3DDR_PATCHFXN]
|
|
;DDRPHYC1R = 0x000000C2
|
|
;SDCR = 0x0017C432
|
|
;SDTIMR = 0x26922A09
|
|
;SDTIMR2 = 0x4414C722
|
|
;SDRCR = 0x00000498
|
|
;CLK2XSRC = 0x00000000
|
|
|
|
; This section can be used to configure the PLL1 and the EMIF3a registers
|
|
; for starting the DDR2 interface on DSP-boot D800K002 devices.
|
|
; |------24|------16|-------8|-------0|
|
|
; DDRPHYC1R: | DDRPHYC1R |
|
|
; SDCR: | SDCR |
|
|
; SDTIMR: | SDTIMR |
|
|
; SDTIMR2: | SDTIMR2 |
|
|
; SDRCR: | SDRCR |
|
|
; CLK2XSRC: | CLK2XSRC |
|
|
;[DSP_EMIF3DDR_PATCHFXN]
|
|
;DDRPHYC1R = 0x000000C4
|
|
;SDCR = 0x08134632
|
|
;SDTIMR = 0x26922A09
|
|
;SDTIMR2 = 0x0014C722
|
|
;SDRCR = 0x00000492
|
|
;CLK2XSRC = 0x00000000
|
|
|
|
;[INPUTFILE]
|
|
;FILENAME=u-boot.bin
|
|
;LOADADDRESS=0xC1080000
|
|
;ENTRYPOINTADDRESS=0xC1080000
|