mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 00:47:26 +00:00
147 lines
4.1 KiB
C
147 lines
4.1 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* (C) Copyright 2009
|
|
* Vipin Kumar, ST Micoelectronics, vipin.kumar@st.com.
|
|
* Copyright 2019 Google Inc
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <log.h>
|
|
#include <spl.h>
|
|
#include <asm/lpss.h>
|
|
#include "designware_i2c.h"
|
|
|
|
enum {
|
|
VANILLA = 0, /* standard I2C with no tweaks */
|
|
INTEL_APL, /* Apollo Lake I2C */
|
|
};
|
|
|
|
/* BayTrail HCNT/LCNT/SDA hold time */
|
|
static struct dw_scl_sda_cfg byt_config = {
|
|
.ss_hcnt = 0x200,
|
|
.fs_hcnt = 0x55,
|
|
.ss_lcnt = 0x200,
|
|
.fs_lcnt = 0x99,
|
|
.sda_hold = 0x6,
|
|
};
|
|
|
|
/* Have a weak function for now - possibly should be a new uclass */
|
|
__weak void lpss_reset_release(void *regs);
|
|
|
|
static int designware_i2c_pci_ofdata_to_platdata(struct udevice *dev)
|
|
{
|
|
struct dw_i2c *priv = dev_get_priv(dev);
|
|
|
|
if (spl_phase() < PHASE_SPL) {
|
|
u32 base;
|
|
int ret;
|
|
|
|
ret = dev_read_u32(dev, "early-regs", &base);
|
|
if (ret)
|
|
return log_msg_ret("early-regs", ret);
|
|
|
|
/* Set i2c base address */
|
|
dm_pci_write_config32(dev, PCI_BASE_ADDRESS_0, base);
|
|
|
|
/* Enable memory access and bus master */
|
|
dm_pci_write_config32(dev, PCI_COMMAND, PCI_COMMAND_MEMORY |
|
|
PCI_COMMAND_MASTER);
|
|
}
|
|
|
|
if (spl_phase() < PHASE_BOARD_F) {
|
|
/* Handle early, fixed mapping into a different address space */
|
|
priv->regs = (struct i2c_regs *)dm_pci_read_bar32(dev, 0);
|
|
} else {
|
|
priv->regs = (struct i2c_regs *)
|
|
dm_pci_map_bar(dev, PCI_BASE_ADDRESS_0, PCI_REGION_MEM);
|
|
}
|
|
if (!priv->regs)
|
|
return -EINVAL;
|
|
|
|
/* Save base address from PCI BAR */
|
|
if (IS_ENABLED(CONFIG_INTEL_BAYTRAIL))
|
|
/* Use BayTrail specific timing values */
|
|
priv->scl_sda_cfg = &byt_config;
|
|
if (dev_get_driver_data(dev) == INTEL_APL)
|
|
priv->has_spk_cnt = true;
|
|
|
|
return designware_i2c_ofdata_to_platdata(dev);
|
|
}
|
|
|
|
static int designware_i2c_pci_probe(struct udevice *dev)
|
|
{
|
|
struct dw_i2c *priv = dev_get_priv(dev);
|
|
|
|
if (dev_get_driver_data(dev) == INTEL_APL) {
|
|
/* Ensure controller is in D0 state */
|
|
lpss_set_power_state(dev, STATE_D0);
|
|
|
|
lpss_reset_release(priv->regs);
|
|
}
|
|
|
|
return designware_i2c_probe(dev);
|
|
}
|
|
|
|
static int designware_i2c_pci_bind(struct udevice *dev)
|
|
{
|
|
char name[20];
|
|
|
|
/*
|
|
* Create a unique device name for PCI type devices
|
|
* ToDo:
|
|
* Setting req_seq in the driver is probably not recommended.
|
|
* But without a DT alias the number is not configured. And
|
|
* using this driver is impossible for PCIe I2C devices.
|
|
* This can be removed, once a better (correct) way for this
|
|
* is found and implemented.
|
|
*
|
|
* TODO(sjg@chromium.org): Perhaps if uclasses had platdata this would
|
|
* be possible. We cannot use static data in drivers since they may be
|
|
* used in SPL or before relocation.
|
|
*/
|
|
dev->req_seq = gd->arch.dw_i2c_num_cards++;
|
|
sprintf(name, "i2c_designware#%u", dev->req_seq);
|
|
device_set_name(dev, name);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct udevice_id designware_i2c_pci_ids[] = {
|
|
{ .compatible = "snps,designware-i2c-pci" },
|
|
{ .compatible = "intel,apl-i2c", .data = INTEL_APL },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(i2c_designware_pci) = {
|
|
.name = "i2c_designware_pci",
|
|
.id = UCLASS_I2C,
|
|
.of_match = designware_i2c_pci_ids,
|
|
.bind = designware_i2c_pci_bind,
|
|
.ofdata_to_platdata = designware_i2c_pci_ofdata_to_platdata,
|
|
.probe = designware_i2c_pci_probe,
|
|
.priv_auto_alloc_size = sizeof(struct dw_i2c),
|
|
.remove = designware_i2c_remove,
|
|
.flags = DM_FLAG_OS_PREPARE,
|
|
.ops = &designware_i2c_ops,
|
|
};
|
|
|
|
static struct pci_device_id designware_pci_supported[] = {
|
|
/* Intel BayTrail has 7 I2C controller located on the PCI bus */
|
|
{ PCI_VDEVICE(INTEL, 0x0f41) },
|
|
{ PCI_VDEVICE(INTEL, 0x0f42) },
|
|
{ PCI_VDEVICE(INTEL, 0x0f43) },
|
|
{ PCI_VDEVICE(INTEL, 0x0f44) },
|
|
{ PCI_VDEVICE(INTEL, 0x0f45) },
|
|
{ PCI_VDEVICE(INTEL, 0x0f46) },
|
|
{ PCI_VDEVICE(INTEL, 0x0f47) },
|
|
{ PCI_VDEVICE(INTEL, 0x5aac), .driver_data = INTEL_APL },
|
|
{ PCI_VDEVICE(INTEL, 0x5aae), .driver_data = INTEL_APL },
|
|
{ PCI_VDEVICE(INTEL, 0x5ab0), .driver_data = INTEL_APL },
|
|
{ PCI_VDEVICE(INTEL, 0x5ab2), .driver_data = INTEL_APL },
|
|
{ PCI_VDEVICE(INTEL, 0x5ab4), .driver_data = INTEL_APL },
|
|
{ PCI_VDEVICE(INTEL, 0x5ab6), .driver_data = INTEL_APL },
|
|
{},
|
|
};
|
|
|
|
U_BOOT_PCI_DEVICE(i2c_designware_pci, designware_pci_supported);
|