mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 07:57:21 +00:00
802bb57a58
The value in SDRAM_REF_CTRL controls the delay time between the initial rising edge of DDR_RESETn to rising edge of DDR_CKE (JEDEC specs this as 500us). In order to achieve this, SDRAM_REF_CTRL should be written with a value corresponding to 500us delay before starting DDR initialization sequence, and configure proper value at the end of sequence. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> |
||
---|---|---|
.. | ||
am43xx | ||
am335x | ||
am3517crane | ||
beagle | ||
beagle_x15 | ||
dra7xx | ||
evm | ||
ks2_evm | ||
omap5_uevm | ||
panda | ||
sdp3430 | ||
sdp4430 | ||
ti814x | ||
ti816x | ||
tnetv107xevm |