mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-04 10:30:32 +00:00
682e73d235
This converts most CCF drivers to use generic ops. imx6q is the only outlier, where we retain the existing functionality by moving the check to request(). Signed-off-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Claudiu Beznea <claudiu.beznea@microchip.com> Reviewed-by: Peng Fan <peng.fan@nxp.com> Link: https://lore.kernel.org/r/20220320203446.740178-2-seanga2@gmail.com [ fixed missing include for at91 ] Signed-off-by: Sean Anderson <seanga2@gmail.com>
59 lines
1.2 KiB
C
59 lines
1.2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2020 Microchip Technology Inc.
|
|
* Padmarao Begari <padmarao.begari@microchip.com>
|
|
*/
|
|
#include <common.h>
|
|
#include <clk.h>
|
|
#include <clk-uclass.h>
|
|
#include <dm.h>
|
|
#include <log.h>
|
|
#include <dm/device.h>
|
|
#include <dm/devres.h>
|
|
#include <dm/uclass.h>
|
|
#include <linux/err.h>
|
|
|
|
#include "mpfs_clk.h"
|
|
|
|
static int mpfs_clk_probe(struct udevice *dev)
|
|
{
|
|
int ret;
|
|
void __iomem *base;
|
|
u32 clk_rate;
|
|
const char *parent_clk_name;
|
|
struct clk *clk = dev_get_priv(dev);
|
|
|
|
base = dev_read_addr_ptr(dev);
|
|
if (!base)
|
|
return -EINVAL;
|
|
|
|
ret = clk_get_by_index(dev, 0, clk);
|
|
if (ret)
|
|
return ret;
|
|
|
|
dev_read_u32(clk->dev, "clock-frequency", &clk_rate);
|
|
parent_clk_name = clk->dev->name;
|
|
|
|
ret = mpfs_clk_register_cfgs(base, clk_rate, parent_clk_name);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = mpfs_clk_register_periphs(base, clk_rate, "clk_ahb");
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct udevice_id mpfs_of_match[] = {
|
|
{ .compatible = "microchip,mpfs-clkcfg" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(mpfs_clk) = {
|
|
.name = "mpfs_clk",
|
|
.id = UCLASS_CLK,
|
|
.of_match = mpfs_of_match,
|
|
.ops = &ccf_clk_ops,
|
|
.probe = mpfs_clk_probe,
|
|
.priv_auto = sizeof(struct clk),
|
|
.flags = DM_FLAG_PRE_RELOC,
|
|
};
|