u-boot/arch/arm/cpu
Prabhakar Kushwaha b7f2bbfff6 armv8: fsl-layerscape: Add support of QorIQ LS1012A SoC
The QorIQ LS1012A processor, optimized for battery-backed or
USB-powered, integrates a single ARM Cortex-A53 core with a hardware
packet forwarding engine and high-speed interfaces to deliver
line-rate networking performance.

This patch add support of LS1012A SoC along with
 - Update platform & DDR clock read logic as per SVR
 - Define MMDC controller register set.
 - Update LUT base address for PCIe
 - Avoid L3 platform cache compilation
 - Update USB address, errata
 - SerDes table
 - Added CSU IDs for SDHC2, SAI-1 to SAI-4

Signed-off-by: Calvin Johnson <calvin.johnson@nxp.com>
Signed-off-by: Makarand Pawagi <makarand.pawagi@mindspeed.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
2016-06-03 14:12:50 -07:00
..
arm11 ARM: cache: implement a default weak flush_cache() function 2015-08-12 20:47:48 -04:00
arm720t ARM: ARM720t: remove empty asm/arch/hardware.h 2015-04-23 08:52:27 -04:00
arm920t ARM: start.S: fix typo 2016-02-29 14:49:35 -05:00
arm926ejs mx27: 16-bit wide watchdog registers 2016-03-25 14:03:28 +01:00
arm946es ARM: start.S: fix typo 2016-02-29 14:49:35 -05:00
arm1136 ARM: start.S: fix typo 2016-02-29 14:49:35 -05:00
arm1176 ARM: start.S: fix typo 2016-02-29 14:49:35 -05:00
armv7 ARM: OMAP4+: Fix DPLL programming sequence 2016-05-27 15:47:57 -04:00
armv7m stm32: move stm32 specific code to mach-stm32 2016-01-20 10:19:41 -05:00
armv8 armv8: fsl-layerscape: Add support of QorIQ LS1012A SoC 2016-06-03 14:12:50 -07:00
pxa pxa: add support for D- and I- caches 2016-03-27 09:13:00 -04:00
sa1100 ARM: start.S: fix typo 2016-02-29 14:49:35 -05:00
Makefile Various Makefiles: Add SPDX-License-Identifier tags 2015-11-10 09:19:52 -05:00
u-boot-spl.lds spl: arm: Make sure to include all of the u_boot_list entries 2016-03-16 15:27:55 -04:00
u-boot.lds arm: x86: Drop command-line code when CONFIG_CMDLINE is disabled 2016-03-22 12:16:09 -04:00