mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-17 00:33:06 +00:00
0ddabb6830
Currently for all Qcom SoCs/boards there are separate compatibles for GPIO and pinctrl. But this is inconsistent with official (upstream) Linux bindings which requires only a single compatible "qcom,<SoC name>-pinctrl" and there is no such compatible property as "qcom,tlmm-<SoC name>". So fix this inconsistency for Qcom SoCs in order to comply with upstream DT bindings. This is done via removing compatibles from "msm_gpio" driver and via binding to "msm_gpio" driver from pinctrl driver in case "gpio-controller" property is specified for pinctrl node. Suggested-by: Stephan Gerhold <stephan@gerhold.net> Signed-off-by: Sumit Garg <sumit.garg@linaro.org>
112 lines
2.4 KiB
Text
112 lines
2.4 KiB
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Qualcomm SDM845 chip device tree source
|
|
*
|
|
* (C) Copyright 2021 Dzmitry Sankouski <dsankouski@gmail.com>
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/clock/qcom,gcc-sdm845.h>
|
|
#include "skeleton64.dtsi"
|
|
|
|
/ {
|
|
soc: soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0 0 0xffffffff>;
|
|
compatible = "simple-bus";
|
|
|
|
gcc: clock-controller@100000 {
|
|
compatible = "qcom,gcc-sdm845";
|
|
reg = <0x100000 0x1f0000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
};
|
|
|
|
gpio_north: gpio_north@3900000 {
|
|
#gpio-cells = <2>;
|
|
compatible = "qcom,sdm845-pinctrl";
|
|
reg = <0x3900000 0x400000>;
|
|
gpio-count = <150>;
|
|
gpio-controller;
|
|
gpio-ranges = <&gpio_north 0 0 150>;
|
|
gpio-bank-name = "soc_north.";
|
|
};
|
|
|
|
tlmm_north: pinctrl_north@3900000 {
|
|
compatible = "qcom,sdm845-pinctrl";
|
|
reg = <0x3900000 0x400000>;
|
|
gpio-count = <150>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-ranges = <&tlmm_north 0 0 150>;
|
|
|
|
/* DEBUG UART */
|
|
qup_uart9: qup-uart9-default {
|
|
pins = "GPIO_4", "GPIO_5";
|
|
function = "qup9";
|
|
};
|
|
};
|
|
|
|
debug_uart: serial@a84000 {
|
|
compatible = "qcom,msm-geni-uart";
|
|
reg = <0xa84000 0x4000>;
|
|
reg-names = "se_phys";
|
|
clock-names = "se-clk";
|
|
clocks = <&gcc GCC_QUPV3_WRAP1_S1_CLK>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&qup_uart9>;
|
|
qcom,wrapper-core = <0x8a>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spmi@c440000 {
|
|
compatible = "qcom,spmi-pmic-arb";
|
|
reg = <0xc440000 0x1100>,
|
|
<0xc600000 0x2000000>,
|
|
<0xe600000 0x100000>;
|
|
reg-names = "cnfg", "core", "obsrvr";
|
|
#address-cells = <0x1>;
|
|
#size-cells = <0x1>;
|
|
|
|
qcom,revid@100 {
|
|
compatible = "qcom,qpnp-revid";
|
|
reg = <0x100 0x100>;
|
|
};
|
|
|
|
pmic0: pm8998@0 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x0 0x1>;
|
|
#address-cells = <0x1>;
|
|
#size-cells = <0x1>;
|
|
|
|
pm8998_pon: pm8998_pon@800 {
|
|
compatible = "qcom,pm8998-pwrkey";
|
|
reg = <0x800 0x100>;
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
gpio-bank-name = "pm8998_key.";
|
|
};
|
|
|
|
pm8998_gpios: pm8998_gpios@c000 {
|
|
compatible = "qcom,pm8998-gpio";
|
|
reg = <0xc000 0x1a00>;
|
|
gpio-controller;
|
|
gpio-count = <21>;
|
|
#gpio-cells = <2>;
|
|
gpio-bank-name = "pm8998.";
|
|
};
|
|
};
|
|
|
|
pmic1: pm8998@1 {
|
|
compatible = "qcom,spmi-pmic";
|
|
reg = <0x1 0x0>;
|
|
#address-cells = <0x2>;
|
|
#size-cells = <0x0>;
|
|
};
|
|
};
|
|
};
|
|
};
|