mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 20:54:31 +00:00
7357c2cbc0
The SPL for socfpga gen5 currently takes all peripherals out of reset unconditionally. To implement proper reset handling for peripherals, the reset node has to be provided with the SPL dts. In preparation to move the DDR driver to DM, the sdr node is required in SPL, too. This patch adds "u-boot,dm-pre-reloc" to U-Boot specific dtsi addon files so that the reset manager and SDR driver correctly probe in SPL. It centralizes these settings into a common file since in contrast to boot-type specific nodes, "soc", "rst" and "sdr" are always needed. Signed-off-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
70 lines
938 B
Text
70 lines
938 B
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* U-Boot additions
|
|
*
|
|
* Copyright (C) 2012 Altera Corporation <www.altera.com>
|
|
* Copyright (c) 2018 Simon Goldschmidt
|
|
*/
|
|
|
|
#include "socfpga-common-u-boot.dtsi"
|
|
|
|
/{
|
|
aliases {
|
|
spi0 = "/soc/spi@ff705000";
|
|
udc0 = &usb1;
|
|
};
|
|
};
|
|
|
|
&can0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&watchdog0 {
|
|
status = "disabled";
|
|
};
|
|
|
|
&mmc {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&qspi {
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&flash0 {
|
|
compatible = "n25q00", "jedec,spi-nor";
|
|
u-boot,dm-pre-reloc;
|
|
|
|
partition@qspi-boot {
|
|
/* 8MB for raw data. */
|
|
label = "Flash 0 Raw Data";
|
|
reg = <0x0 0x800000>;
|
|
};
|
|
|
|
partition@qspi-rootfs {
|
|
/* 120MB for jffs2 data. */
|
|
label = "Flash 0 jffs2 Filesystem";
|
|
reg = <0x800000 0x7800000>;
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
clock-frequency = <100000000>;
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
&uart1 {
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
&porta {
|
|
bank-name = "porta";
|
|
};
|
|
|
|
&portb {
|
|
bank-name = "portb";
|
|
};
|
|
|
|
&portc {
|
|
bank-name = "portc";
|
|
};
|