mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-02 09:30:10 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
199 lines
6 KiB
C
199 lines
6 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2011 Samsung Electronics
|
|
* Heungjun Kim <riverful.kim@samsung.com>
|
|
*
|
|
* Configuation settings for the SAMSUNG TRATS (EXYNOS4210) board.
|
|
*/
|
|
|
|
#ifndef __CONFIG_TRATS_H
|
|
#define __CONFIG_TRATS_H
|
|
|
|
#include <configs/exynos4-common.h>
|
|
|
|
#define CONFIG_TRATS
|
|
|
|
#define CONFIG_TIZEN /* TIZEN lib */
|
|
|
|
#define CONFIG_SYS_L2CACHE_OFF
|
|
#ifndef CONFIG_SYS_L2CACHE_OFF
|
|
#define CONFIG_SYS_L2_PL310
|
|
#define CONFIG_SYS_PL310_BASE 0x10502000
|
|
#endif
|
|
|
|
/* TRATS has 4 banks of DRAM */
|
|
#define CONFIG_NR_DRAM_BANKS 4
|
|
#define CONFIG_SYS_SDRAM_BASE 0x40000000
|
|
#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE
|
|
#define SDRAM_BANK_SIZE (256 << 20) /* 256 MB */
|
|
|
|
/* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
|
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
|
|
|
|
/* select serial console configuration */
|
|
#define CONFIG_SERIAL2
|
|
|
|
#define CONFIG_MACH_TYPE MACH_TYPE_TRATS
|
|
|
|
#define CONFIG_BOOTCOMMAND "run autoboot"
|
|
#define CONFIG_DEFAULT_CONSOLE "ttySAC2,115200n8"
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR \
|
|
- GENERATED_GBL_DATA_SIZE)
|
|
|
|
#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE 0x00000000
|
|
|
|
#define CONFIG_BOOTBLOCK "10"
|
|
#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
|
|
|
|
#define CONFIG_SYS_MMC_ENV_DEV CONFIG_MMC_DEFAULT_DEV
|
|
#define CONFIG_ENV_SIZE 4096
|
|
#define CONFIG_ENV_OFFSET ((32 - 4) << 10) /* 32KiB - 4KiB */
|
|
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
/* Tizen - partitions definitions */
|
|
#define PARTS_CSA "csa-mmc"
|
|
#define PARTS_BOOT "boot"
|
|
#define PARTS_QBOOT "qboot"
|
|
#define PARTS_CSC "csc"
|
|
#define PARTS_ROOT "platform"
|
|
#define PARTS_DATA "data"
|
|
#define PARTS_UMS "ums"
|
|
|
|
#define PARTS_DEFAULT \
|
|
"uuid_disk=${uuid_gpt_disk};" \
|
|
"name="PARTS_CSA",start=5MiB,size=8MiB,uuid=${uuid_gpt_"PARTS_CSA"};" \
|
|
"name="PARTS_BOOT",size=60MiB,uuid=${uuid_gpt_"PARTS_BOOT"};" \
|
|
"name="PARTS_QBOOT",size=100MiB,uuid=${uuid_gpt_"PARTS_QBOOT"};" \
|
|
"name="PARTS_CSC",size=150MiB,uuid=${uuid_gpt_"PARTS_CSC"};" \
|
|
"name="PARTS_ROOT",size=1536MiB,uuid=${uuid_gpt_"PARTS_ROOT"};" \
|
|
"name="PARTS_DATA",size=3000MiB,uuid=${uuid_gpt_"PARTS_DATA"};" \
|
|
"name="PARTS_UMS",size=-,uuid=${uuid_gpt_"PARTS_UMS"}\0" \
|
|
|
|
#define CONFIG_DFU_ALT \
|
|
"u-boot raw 0x80 0x400;" \
|
|
"/uImage ext4 0 2;" \
|
|
"/modem.bin ext4 0 2;" \
|
|
"/exynos4210-trats.dtb ext4 0 2;" \
|
|
""PARTS_CSA" part 0 1;" \
|
|
""PARTS_BOOT" part 0 2;" \
|
|
""PARTS_QBOOT" part 0 3;" \
|
|
""PARTS_CSC" part 0 4;" \
|
|
""PARTS_ROOT" part 0 5;" \
|
|
""PARTS_DATA" part 0 6;" \
|
|
""PARTS_UMS" part 0 7;" \
|
|
"params.bin raw 0x38 0x8;" \
|
|
"/Image.itb ext4 0 2\0"
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"bootk=" \
|
|
"run loaduimage;" \
|
|
"if run loaddtb; then " \
|
|
"bootm 0x40007FC0 - ${fdtaddr};" \
|
|
"fi;" \
|
|
"bootm 0x40007FC0;\0" \
|
|
"updatebackup=" \
|
|
"mmc dev 0 2; mmc write 0 0x42100000 0 0x200;" \
|
|
"mmc dev 0 0\0" \
|
|
"updatebootb=" \
|
|
"mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
|
|
"lpj=lpj=3981312\0" \
|
|
"nfsboot=" \
|
|
"setenv bootargs root=/dev/nfs rw " \
|
|
"nfsroot=${nfsroot},nolock,tcp " \
|
|
"ip=${ipaddr}:${serverip}:${gatewayip}:" \
|
|
"${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
|
|
"; run bootk\0" \
|
|
"ramfsboot=" \
|
|
"setenv bootargs root=/dev/ram0 rw rootfstype=ext2 " \
|
|
"${console} ${meminfo} " \
|
|
"initrd=0x43000000,8M ramdisk=8192\0" \
|
|
"mmcboot=" \
|
|
"setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
|
|
"${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
|
|
"run bootk\0" \
|
|
"bootchart=setenv opts init=/sbin/bootchartd; run bootcmd\0" \
|
|
"boottrace=setenv opts initcall_debug; run bootcmd\0" \
|
|
"mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
|
|
"verify=n\0" \
|
|
"rootfstype=ext4\0" \
|
|
"console=" CONFIG_DEFAULT_CONSOLE "\0" \
|
|
"meminfo=crashkernel=32M@0x50000000\0" \
|
|
"nfsroot=/nfsroot/arm\0" \
|
|
"bootblock=" CONFIG_BOOTBLOCK "\0" \
|
|
"loaduimage=ext4load mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 uImage\0" \
|
|
"loaddtb=ext4load mmc ${mmcdev}:${mmcbootpart} ${fdtaddr} " \
|
|
"${fdtfile}\0" \
|
|
"mmcdev=0\0" \
|
|
"mmcbootpart=2\0" \
|
|
"mmcrootpart=5\0" \
|
|
"opts=always_resume=1\0" \
|
|
"partitions=" PARTS_DEFAULT \
|
|
"dfu_alt_info=" CONFIG_DFU_ALT \
|
|
"spladdr=0x40000100\0" \
|
|
"splsize=0x200\0" \
|
|
"splfile=falcon.bin\0" \
|
|
"spl_export=" \
|
|
"setexpr spl_imgsize ${splsize} + 8 ;" \
|
|
"setenv spl_imgsize 0x${spl_imgsize};" \
|
|
"setexpr spl_imgaddr ${spladdr} - 8 ;" \
|
|
"setexpr spl_addr_tmp ${spladdr} - 4 ;" \
|
|
"mw.b ${spl_imgaddr} 0x00 ${spl_imgsize};run loaduimage;" \
|
|
"setenv bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
|
|
"${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo};" \
|
|
"spl export atags 0x40007FC0;" \
|
|
"crc32 ${spladdr} ${splsize} ${spl_imgaddr};" \
|
|
"mw.l ${spl_addr_tmp} ${splsize};" \
|
|
"ext4write mmc ${mmcdev}:${mmcbootpart}" \
|
|
" /${splfile} ${spl_imgaddr} ${spl_imgsize};" \
|
|
"setenv spl_imgsize;" \
|
|
"setenv spl_imgaddr;" \
|
|
"setenv spl_addr_tmp;\0" \
|
|
CONFIG_EXTRA_ENV_ITB \
|
|
"fdtaddr=40800000\0" \
|
|
|
|
/* Falcon mode definitions */
|
|
#define CONFIG_SYS_SPL_ARGS_ADDR CONFIG_SYS_SDRAM_BASE + 0x100
|
|
|
|
/* GPT */
|
|
|
|
/* Security subsystem - enable hw_rand() */
|
|
#define CONFIG_EXYNOS_ACE_SHA
|
|
|
|
/* Common misc for Samsung */
|
|
#define CONFIG_MISC_COMMON
|
|
|
|
#define CONFIG_MISC_INIT_R
|
|
|
|
/* Download menu - Samsung common */
|
|
#define CONFIG_LCD_MENU
|
|
|
|
/* Download menu - definitions for check keys */
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#define KEY_PWR_PMIC_NAME "MAX8997_PMIC"
|
|
#define KEY_PWR_STATUS_REG MAX8997_REG_STATUS1
|
|
#define KEY_PWR_STATUS_MASK (1 << 0)
|
|
#define KEY_PWR_INTERRUPT_REG MAX8997_REG_INT1
|
|
#define KEY_PWR_INTERRUPT_MASK (1 << 0)
|
|
|
|
#define KEY_VOL_UP_GPIO EXYNOS4_GPIO_X20
|
|
#define KEY_VOL_DOWN_GPIO EXYNOS4_GPIO_X21
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
/* LCD console */
|
|
#define LCD_BPP LCD_COLOR16
|
|
|
|
/* LCD */
|
|
#define CONFIG_BMP_16BPP
|
|
#define CONFIG_FB_ADDR 0x52504000
|
|
#define CONFIG_EXYNOS_MIPI_DSIM
|
|
#define CONFIG_VIDEO_BMP_GZIP
|
|
#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54)
|
|
|
|
#endif /* __CONFIG_H */
|