mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-23 03:23:47 +00:00
887e2ec9ec
- Add support for PPC440EPx & PPC440GRx - Add support for PPC440EP(x)/GR(x) NAND controller in cpu/ppc4xx directory - Add NAND boot functionality for Sequoia board, please see doc/README.nand-boot-ppc440 for details - This Sequoia NAND image doesn't support environment in NAND for now. This will be added in a short while. Patch by Stefan Roese, 07 Sep 2006
293 lines
8.6 KiB
C
293 lines
8.6 KiB
C
/*-----------------------------------------------------------------------------+
|
|
|
|
|
| This source code has been made available to you by IBM on an AS-IS
|
|
| basis. Anyone receiving this source is licensed under IBM
|
|
| copyrights to use it in any way he or she deems fit, including
|
|
| copying it, modifying it, compiling it, and redistributing it either
|
|
| with or without modifications. No license under IBM patents or
|
|
| patent applications is to be implied by the copyright license.
|
|
|
|
|
| Any user of this software should understand that IBM cannot provide
|
|
| technical support for this software and will not be responsible for
|
|
| any consequences resulting from the use of this software.
|
|
|
|
|
| Any person who transfers this source code or any derivative work
|
|
| must include the IBM copyright notice, this paragraph, and the
|
|
| preceding two paragraphs in the transferred software.
|
|
|
|
|
| COPYRIGHT I B M CORPORATION 1995
|
|
| LICENSED MATERIAL - PROGRAM PROPERTY OF I B M
|
|
+-----------------------------------------------------------------------------*/
|
|
/*-----------------------------------------------------------------------------+
|
|
|
|
|
| File Name: miiphy.c
|
|
|
|
|
| Function: This module has utilities for accessing the MII PHY through
|
|
| the EMAC3 macro.
|
|
|
|
|
| Author: Mark Wisner
|
|
|
|
|
| Change Activity-
|
|
|
|
|
| Date Description of Change BY
|
|
| --------- --------------------- ---
|
|
| 05-May-99 Created MKW
|
|
| 01-Jul-99 Changed clock setting of sta_reg from 66Mhz to 50Mhz to
|
|
| better match OPB speed. Also modified delay times. JWB
|
|
| 29-Jul-99 Added Full duplex support MKW
|
|
| 24-Aug-99 Removed printf from dp83843_duplex() JWB
|
|
| 19-Jul-00 Ported to esd cpci405 sr
|
|
| 23-Dec-03 Ported from miiphy.c to 440GX Travis Sawyer TBS
|
|
| <travis.sawyer@sandburst.com>
|
|
|
|
|
+-----------------------------------------------------------------------------*/
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <ppc_asm.tmpl>
|
|
#include <commproc.h>
|
|
#include <ppc4xx_enet.h>
|
|
#include <405_mal.h>
|
|
#include <miiphy.h>
|
|
|
|
#undef ET_DEBUG
|
|
/***********************************************************/
|
|
/* Dump out to the screen PHY regs */
|
|
/***********************************************************/
|
|
|
|
void miiphy_dump (char *devname, unsigned char addr)
|
|
{
|
|
unsigned long i;
|
|
unsigned short data;
|
|
|
|
|
|
for (i = 0; i < 0x1A; i++) {
|
|
if (miiphy_read (devname, addr, i, &data)) {
|
|
printf ("read error for reg %lx\n", i);
|
|
return;
|
|
}
|
|
printf ("Phy reg %lx ==> %4x\n", i, data);
|
|
|
|
/* jump to the next set of regs */
|
|
if (i == 0x07)
|
|
i = 0x0f;
|
|
|
|
} /* end for loop */
|
|
} /* end dump */
|
|
|
|
|
|
/***********************************************************/
|
|
/* (Re)start autonegotiation */
|
|
/***********************************************************/
|
|
int phy_setup_aneg (char *devname, unsigned char addr)
|
|
{
|
|
unsigned short ctl, adv;
|
|
|
|
/* Setup standard advertise */
|
|
miiphy_read (devname, addr, PHY_ANAR, &adv);
|
|
adv |= (PHY_ANLPAR_ACK | PHY_ANLPAR_RF | PHY_ANLPAR_T4 |
|
|
PHY_ANLPAR_TXFD | PHY_ANLPAR_TX | PHY_ANLPAR_10FD |
|
|
PHY_ANLPAR_10);
|
|
miiphy_write (devname, addr, PHY_ANAR, adv);
|
|
|
|
miiphy_read (devname, addr, PHY_1000BTCR, &adv);
|
|
adv |= (0x0300);
|
|
miiphy_write (devname, addr, PHY_1000BTCR, adv);
|
|
|
|
/* Start/Restart aneg */
|
|
miiphy_read (devname, addr, PHY_BMCR, &ctl);
|
|
ctl |= (PHY_BMCR_AUTON | PHY_BMCR_RST_NEG);
|
|
miiphy_write (devname, addr, PHY_BMCR, ctl);
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
/***********************************************************/
|
|
/* read a phy reg and return the value with a rc */
|
|
/***********************************************************/
|
|
unsigned int miiphy_getemac_offset (void)
|
|
{
|
|
#if (defined(CONFIG_440) && !defined(CONFIG_440SP) && !defined(CONFIG_440SPE)) && defined(CONFIG_NET_MULTI)
|
|
unsigned long zmii;
|
|
unsigned long eoffset;
|
|
|
|
/* Need to find out which mdi port we're using */
|
|
zmii = in32 (ZMII_FER);
|
|
|
|
if (zmii & (ZMII_FER_MDI << ZMII_FER_V (0))) {
|
|
/* using port 0 */
|
|
eoffset = 0;
|
|
} else if (zmii & (ZMII_FER_MDI << ZMII_FER_V (1))) {
|
|
/* using port 1 */
|
|
eoffset = 0x100;
|
|
} else if (zmii & (ZMII_FER_MDI << ZMII_FER_V (2))) {
|
|
/* using port 2 */
|
|
eoffset = 0x400;
|
|
} else if (zmii & (ZMII_FER_MDI << ZMII_FER_V (3))) {
|
|
/* using port 3 */
|
|
eoffset = 0x600;
|
|
} else {
|
|
/* None of the mdi ports are enabled! */
|
|
/* enable port 0 */
|
|
zmii |= ZMII_FER_MDI << ZMII_FER_V (0);
|
|
out32 (ZMII_FER, zmii);
|
|
eoffset = 0;
|
|
/* need to soft reset port 0 */
|
|
zmii = in32 (EMAC_M0);
|
|
zmii |= EMAC_M0_SRST;
|
|
out32 (EMAC_M0, zmii);
|
|
}
|
|
|
|
return (eoffset);
|
|
#else
|
|
return 0;
|
|
#endif
|
|
}
|
|
|
|
|
|
int emac4xx_miiphy_read (char *devname, unsigned char addr,
|
|
unsigned char reg, unsigned short *value)
|
|
{
|
|
unsigned long sta_reg; /* STA scratch area */
|
|
unsigned long i;
|
|
unsigned long emac_reg;
|
|
|
|
|
|
emac_reg = miiphy_getemac_offset ();
|
|
/* see if it is ready for 1000 nsec */
|
|
i = 0;
|
|
|
|
/* see if it is ready for sec */
|
|
while ((in32 (EMAC_STACR + emac_reg) & EMAC_STACR_OC) == EMAC_STACR_OC_MASK) {
|
|
udelay (7);
|
|
if (i > 5) {
|
|
#ifdef ET_DEBUG
|
|
sta_reg = in32 (EMAC_STACR + emac_reg);
|
|
printf ("read : EMAC_STACR=0x%0x\n", sta_reg); /* test-only */
|
|
printf ("read err 1\n");
|
|
#endif
|
|
return -1;
|
|
}
|
|
i++;
|
|
}
|
|
sta_reg = reg; /* reg address */
|
|
/* set clock (50Mhz) and read flags */
|
|
#if defined(CONFIG_440GX) || defined(CONFIG_440SPE) || \
|
|
defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
|
|
#if defined(CONFIG_IBM_EMAC4_V4) /* EMAC4 V4 changed bit setting */
|
|
sta_reg = (sta_reg & ~EMAC_STACR_OP_MASK) | EMAC_STACR_READ;
|
|
#else
|
|
sta_reg |= EMAC_STACR_READ;
|
|
#endif
|
|
#else
|
|
sta_reg = (sta_reg | EMAC_STACR_READ) & ~EMAC_STACR_CLK_100MHZ;
|
|
#endif
|
|
|
|
#if defined(CONFIG_PHY_CLK_FREQ) && !defined(CONFIG_440GX) && \
|
|
!defined(CONFIG_440SP) && !defined(CONFIG_440SPE) && \
|
|
!defined(CONFIG_440EPX) && !defined(CONFIG_440GRX)
|
|
sta_reg = sta_reg | CONFIG_PHY_CLK_FREQ;
|
|
#endif
|
|
sta_reg = sta_reg | (addr << 5); /* Phy address */
|
|
sta_reg = sta_reg | EMAC_STACR_OC_MASK; /* new IBM emac v4 */
|
|
out32 (EMAC_STACR + emac_reg, sta_reg);
|
|
#ifdef ET_DEBUG
|
|
printf ("a2: write: EMAC_STACR=0x%0x\n", sta_reg); /* test-only */
|
|
#endif
|
|
|
|
sta_reg = in32 (EMAC_STACR + emac_reg);
|
|
#ifdef ET_DEBUG
|
|
printf ("a21: read : EMAC_STACR=0x%0x\n", sta_reg); /* test-only */
|
|
#endif
|
|
i = 0;
|
|
while ((sta_reg & EMAC_STACR_OC) == EMAC_STACR_OC_MASK) {
|
|
udelay (7);
|
|
if (i > 5) {
|
|
return -1;
|
|
}
|
|
i++;
|
|
sta_reg = in32 (EMAC_STACR + emac_reg);
|
|
#ifdef ET_DEBUG
|
|
printf ("a22: read : EMAC_STACR=0x%0x\n", sta_reg); /* test-only */
|
|
#endif
|
|
}
|
|
if ((sta_reg & EMAC_STACR_PHYE) != 0) {
|
|
return -1;
|
|
}
|
|
|
|
*value = *(short *) (&sta_reg);
|
|
return 0;
|
|
|
|
|
|
} /* phy_read */
|
|
|
|
|
|
/***********************************************************/
|
|
/* write a phy reg and return the value with a rc */
|
|
/***********************************************************/
|
|
|
|
int emac4xx_miiphy_write (char *devname, unsigned char addr,
|
|
unsigned char reg, unsigned short value)
|
|
{
|
|
unsigned long sta_reg; /* STA scratch area */
|
|
unsigned long i;
|
|
unsigned long emac_reg;
|
|
|
|
emac_reg = miiphy_getemac_offset ();
|
|
/* see if it is ready for 1000 nsec */
|
|
i = 0;
|
|
|
|
while ((in32 (EMAC_STACR + emac_reg) & EMAC_STACR_OC) == EMAC_STACR_OC_MASK) {
|
|
if (i > 5)
|
|
return -1;
|
|
udelay (7);
|
|
i++;
|
|
}
|
|
sta_reg = 0;
|
|
sta_reg = reg; /* reg address */
|
|
/* set clock (50Mhz) and read flags */
|
|
#if defined(CONFIG_440GX) || defined(CONFIG_440SPE) || \
|
|
defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
|
|
#if defined(CONFIG_IBM_EMAC4_V4) /* EMAC4 V4 changed bit setting */
|
|
sta_reg = (sta_reg & ~EMAC_STACR_OP_MASK) | EMAC_STACR_WRITE;
|
|
#else
|
|
sta_reg |= EMAC_STACR_WRITE;
|
|
#endif
|
|
#else
|
|
sta_reg = (sta_reg | EMAC_STACR_WRITE) & ~EMAC_STACR_CLK_100MHZ;
|
|
#endif
|
|
|
|
#if defined(CONFIG_PHY_CLK_FREQ) && !defined(CONFIG_440GX) && \
|
|
!defined(CONFIG_440SP) && !defined(CONFIG_440SPE) && \
|
|
!defined(CONFIG_440EPX) && !defined(CONFIG_440GRX)
|
|
sta_reg = sta_reg | CONFIG_PHY_CLK_FREQ; /* Set clock frequency (PLB freq. dependend) */
|
|
#endif
|
|
sta_reg = sta_reg | ((unsigned long) addr << 5);/* Phy address */
|
|
sta_reg = sta_reg | EMAC_STACR_OC_MASK; /* new IBM emac v4 */
|
|
memcpy (&sta_reg, &value, 2); /* put in data */
|
|
|
|
out32 (EMAC_STACR + emac_reg, sta_reg);
|
|
|
|
/* wait for completion */
|
|
i = 0;
|
|
sta_reg = in32 (EMAC_STACR + emac_reg);
|
|
#ifdef ET_DEBUG
|
|
printf ("a31: read : EMAC_STACR=0x%0x\n", sta_reg); /* test-only */
|
|
#endif
|
|
while ((sta_reg & EMAC_STACR_OC) == EMAC_STACR_OC_MASK) {
|
|
udelay (7);
|
|
if (i > 5)
|
|
return -1;
|
|
i++;
|
|
sta_reg = in32 (EMAC_STACR + emac_reg);
|
|
#ifdef ET_DEBUG
|
|
printf ("a32: read : EMAC_STACR=0x%0x\n", sta_reg); /* test-only */
|
|
#endif
|
|
}
|
|
|
|
if ((sta_reg & EMAC_STACR_PHYE) != 0)
|
|
return -1;
|
|
return 0;
|
|
|
|
} /* phy_write */
|