mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-23 03:23:47 +00:00
442 lines
12 KiB
ArmAsm
442 lines
12 KiB
ArmAsm
/*
|
|
* Copyright (C) 2003 Josef Baumgartner <josef.baumgartner@telex.de>
|
|
* Based on code from Bernhard Kuhn <bkuhn@metrowerks.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include "version.h"
|
|
|
|
#ifndef CONFIG_IDENT_STRING
|
|
#define CONFIG_IDENT_STRING ""
|
|
#endif
|
|
|
|
|
|
#define _START _start
|
|
#define _FAULT _fault
|
|
|
|
|
|
#define SAVE_ALL \
|
|
move.w #0x2700,%sr; /* disable intrs */ \
|
|
subl #60,%sp; /* space for 15 regs */ \
|
|
moveml %d0-%d7/%a0-%a6,%sp@; \
|
|
|
|
#define RESTORE_ALL \
|
|
moveml %sp@,%d0-%d7/%a0-%a6; \
|
|
addl #60,%sp; /* space for 15 regs */ \
|
|
rte
|
|
|
|
/* If we come from a pre-loader we don't need an initial exception
|
|
* table.
|
|
*/
|
|
#if !defined(CONFIG_MONITOR_IS_IN_RAM)
|
|
|
|
.text
|
|
/*
|
|
* Vector table. This is used for initial platform startup.
|
|
* These vectors are to catch any un-intended traps.
|
|
*/
|
|
_vectors:
|
|
|
|
.long 0x00000000 /* Flash offset is 0 until we setup CS0 */
|
|
#if defined(CONFIG_R5200)
|
|
.long 0x400
|
|
#elif defined(CONFIG_M5282)
|
|
.long _start - TEXT_BASE
|
|
#else
|
|
.long _START
|
|
#endif
|
|
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
.long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
|
|
|
|
#endif
|
|
|
|
.text
|
|
|
|
|
|
#if defined(CFG_INT_FLASH_BASE) && \
|
|
(defined(CONFIG_M5282) || defined(CONFIG_M5281))
|
|
#if (TEXT_BASE == CFG_INT_FLASH_BASE)
|
|
.long 0x55AA55AA,0xAA55AA55 /* CFM Backdoorkey */
|
|
.long 0xFFFFFFFF /* all sectors protected */
|
|
.long 0x00000000 /* supervisor/User restriction */
|
|
.long 0x00000000 /* programm/data space restriction */
|
|
.long 0x00000000 /* Flash security */
|
|
#endif
|
|
#endif
|
|
.globl _start
|
|
_start:
|
|
nop
|
|
nop
|
|
move.w #0x2700,%sr
|
|
|
|
#if defined(CONFIG_M5272) || defined(CONFIG_M5249)
|
|
move.l #(CFG_MBAR + 1), %d0 /* set MBAR address + valid flag */
|
|
move.c %d0, %MBAR
|
|
|
|
/*** The 5249 has MBAR2 as well ***/
|
|
#ifdef CFG_MBAR2
|
|
move.l #(CFG_MBAR2 + 1), %d0 /* Get MBAR2 address */
|
|
movec %d0, #0xc0e /* Set MBAR2 */
|
|
#endif
|
|
|
|
move.l #(CFG_INIT_RAM_ADDR + 1), %d0
|
|
movec %d0, %RAMBAR0
|
|
#endif /* #if defined(CONFIG_M5272) || defined(CONFIG_M5249) */
|
|
|
|
#if defined(CONFIG_M5282) || defined(CONFIG_M5271)
|
|
/* Initialize IPSBAR */
|
|
move.l #(CFG_MBAR + 1), %d0 /* set IPSBAR address + valid flag */
|
|
move.l %d0, 0x40000000
|
|
|
|
#if defined(CONFIG_M5282)
|
|
/* Initialize RAMBAR1: locate SRAM and validate it */
|
|
move.l #(CFG_INIT_RAM_ADDR + 0x21), %d0
|
|
movec %d0, %RAMBAR1
|
|
|
|
#if (TEXT_BASE == CFG_INT_FLASH_BASE)
|
|
/* Setup code in SRAM to initialize FLASHBAR, if start from internal Flash */
|
|
|
|
move.l #(_flashbar_setup-CFG_INT_FLASH_BASE), %a0
|
|
move.l #(_flashbar_setup_end-CFG_INT_FLASH_BASE), %a1
|
|
move.l #(CFG_INIT_RAM_ADDR), %a2
|
|
_copy_flash:
|
|
move.l (%a0)+, (%a2)+
|
|
cmp.l %a0, %a1
|
|
bgt.s _copy_flash
|
|
jmp CFG_INIT_RAM_ADDR
|
|
|
|
_flashbar_setup:
|
|
/* Initialize FLASHBAR: locate internal Flash and validate it */
|
|
move.l #(CFG_INT_FLASH_BASE + 0x21), %d0
|
|
movec %d0, %RAMBAR0
|
|
jmp _after_flashbar_copy.L /* Force jump to absolute address */
|
|
_flashbar_setup_end:
|
|
nop
|
|
_after_flashbar_copy:
|
|
#else
|
|
/* Setup code to initialize FLASHBAR, if start from external Memory */
|
|
move.l #(CFG_INT_FLASH_BASE + 0x21), %d0
|
|
movec %d0, %RAMBAR0
|
|
#endif /* (TEXT_BASE == CFG_INT_FLASH_BASE) */
|
|
|
|
#endif
|
|
#endif
|
|
/* if we come from a pre-loader we have no exception table and
|
|
* therefore no VBR to set
|
|
*/
|
|
#if !defined(CONFIG_MONITOR_IS_IN_RAM)
|
|
move.l #CFG_FLASH_BASE, %d0
|
|
movec %d0, %VBR
|
|
#endif
|
|
|
|
#ifdef CONFIG_R5200
|
|
move.l #(_flash_setup-CFG_FLASH_BASE), %a0
|
|
move.l #(_flash_setup_end-CFG_FLASH_BASE), %a1
|
|
move.l #(CFG_INIT_RAM_ADDR), %a2
|
|
_copy_flash:
|
|
move.l (%a0)+, (%a2)+
|
|
cmp.l %a0, %a1
|
|
bgt.s _copy_flash
|
|
jmp CFG_INIT_RAM_ADDR
|
|
_after_flash_copy:
|
|
#endif
|
|
|
|
#if 0
|
|
/* invalidate and disable cache */
|
|
move.l #0x01000000, %d0 /* Invalidate cache cmd */
|
|
movec %d0, %CACR /* Invalidate cache */
|
|
move.l #0, %d0
|
|
movec %d0, %ACR0
|
|
movec %d0, %ACR1
|
|
#endif
|
|
|
|
/* set stackpointer to end of internal ram to get some stackspace for the first c-code */
|
|
move.l #(CFG_INIT_RAM_ADDR + CFG_INIT_SP_OFFSET), %sp
|
|
clr.l %sp@-
|
|
|
|
move.l #__got_start, %a5 /* put relocation table address to a5 */
|
|
|
|
bsr cpu_init_f /* run low-level CPU init code (from flash) */
|
|
bsr board_init_f /* run low-level board init code (from flash) */
|
|
|
|
/* board_init_f() does not return */
|
|
|
|
/*------------------------------------------------------------------------------*/
|
|
|
|
#ifdef CONFIG_R5200
|
|
_flash_setup:
|
|
/* CSAR0 */
|
|
move.l #((CFG_FLASH_BASE & 0xffff0000) >> 16), %d0
|
|
move.w %d0, 0x40000080
|
|
|
|
/* CSCR0 */
|
|
move.l #0x2180, %d0 /* 8 wait states, 16bit port, auto ack, */
|
|
move.w %d0, 0x4000008A
|
|
|
|
/* CSMR0 */
|
|
move.l #0x001f0001, %d0 /* 2 MB, valid */
|
|
move.l %d0, 0x40000084
|
|
|
|
jmp _after_flash_copy.L
|
|
_flash_setup_end:
|
|
#endif
|
|
|
|
/*
|
|
* void relocate_code (addr_sp, gd, addr_moni)
|
|
*
|
|
* This "function" does not return, instead it continues in RAM
|
|
* after relocating the monitor code.
|
|
*
|
|
* r3 = dest
|
|
* r4 = src
|
|
* r5 = length in bytes
|
|
* r6 = cachelinesize
|
|
*/
|
|
.globl relocate_code
|
|
relocate_code:
|
|
link.w %a6,#0
|
|
move.l 8(%a6), %sp /* set new stack pointer */
|
|
|
|
move.l 12(%a6), %d0 /* Save copy of Global Data pointer */
|
|
move.l 16(%a6), %a0 /* Save copy of Destination Address */
|
|
|
|
move.l #CFG_MONITOR_BASE, %a1
|
|
move.l #__init_end, %a2
|
|
move.l %a0, %a3
|
|
/* copy the code to RAM */
|
|
1:
|
|
move.l (%a1)+, (%a3)+
|
|
cmp.l %a1,%a2
|
|
bgt.s 1b
|
|
|
|
/*
|
|
* We are done. Do not return, instead branch to second part of board
|
|
* initialization, now running from RAM.
|
|
*/
|
|
move.l %a0, %a1
|
|
add.l #(in_ram - CFG_MONITOR_BASE), %a1
|
|
jmp (%a1)
|
|
|
|
in_ram:
|
|
|
|
clear_bss:
|
|
/*
|
|
* Now clear BSS segment
|
|
*/
|
|
move.l %a0, %a1
|
|
add.l #(_sbss - CFG_MONITOR_BASE),%a1
|
|
move.l %a0, %d1
|
|
add.l #(_ebss - CFG_MONITOR_BASE),%d1
|
|
6:
|
|
clr.l (%a1)+
|
|
cmp.l %a1,%d1
|
|
bgt.s 6b
|
|
|
|
/*
|
|
* fix got table in RAM
|
|
*/
|
|
move.l %a0, %a1
|
|
add.l #(__got_start - CFG_MONITOR_BASE),%a1
|
|
move.l %a1,%a5 /* * fix got pointer register a5 */
|
|
|
|
move.l %a0, %a2
|
|
add.l #(__got_end - CFG_MONITOR_BASE),%a2
|
|
|
|
7:
|
|
move.l (%a1),%d1
|
|
sub.l #_start,%d1
|
|
add.l %a0,%d1
|
|
move.l %d1,(%a1)+
|
|
cmp.l %a2, %a1
|
|
bne 7b
|
|
|
|
#if defined(CONFIG_M5281) || defined(CONFIG_M5282)
|
|
/* patch the 3 accesspoints to 3 ichache_state */
|
|
/* quick and dirty */
|
|
|
|
move.l %a0,%d1
|
|
add.l #(icache_state - CFG_MONITOR_BASE),%d1
|
|
move.l %a0,%a1
|
|
add.l #(icache_state_access_1+2 - CFG_MONITOR_BASE),%a1
|
|
move.l %d1,(%a1)
|
|
move.l %a0,%a1
|
|
add.l #(icache_state_access_2+2 - CFG_MONITOR_BASE),%a1
|
|
move.l %d1,(%a1)
|
|
move.l %a0,%a1
|
|
add.l #(icache_state_access_3+2 - CFG_MONITOR_BASE),%a1
|
|
move.l %d1,(%a1)
|
|
#endif
|
|
|
|
/* calculate relative jump to board_init_r in ram */
|
|
move.l %a0, %a1
|
|
add.l #(board_init_r - CFG_MONITOR_BASE), %a1
|
|
|
|
/* set parameters for board_init_r */
|
|
move.l %a0,-(%sp) /* dest_addr */
|
|
move.l %d0,-(%sp) /* gd */
|
|
#if defined(DEBUG) && (TEXT_BASE != CFG_INT_FLASH_BASE) && \
|
|
defined(CFG_HALT_BEFOR_RAM_JUMP)
|
|
halt
|
|
#endif
|
|
jsr (%a1)
|
|
|
|
/*------------------------------------------------------------------------------*/
|
|
/* exception code */
|
|
.globl _fault
|
|
_fault:
|
|
jmp _fault
|
|
|
|
.globl _exc_handler
|
|
_exc_handler:
|
|
SAVE_ALL
|
|
movel %sp,%sp@-
|
|
bsr exc_handler
|
|
addql #4,%sp
|
|
RESTORE_ALL
|
|
|
|
.globl _int_handler
|
|
_int_handler:
|
|
SAVE_ALL
|
|
movel %sp,%sp@-
|
|
bsr int_handler
|
|
addql #4,%sp
|
|
RESTORE_ALL
|
|
|
|
/*------------------------------------------------------------------------------*/
|
|
/* cache functions */
|
|
#ifdef CONFIG_M5272
|
|
.globl icache_enable
|
|
icache_enable:
|
|
move.l #0x01000000, %d0 /* Invalidate cache cmd */
|
|
movec %d0, %CACR /* Invalidate cache */
|
|
move.l #0x0000c000, %d0 /* Setup cache mask */
|
|
movec %d0, %ACR0 /* Enable cache */
|
|
move.l #0xff00c000, %d0 /* Setup cache mask */
|
|
movec %d0, %ACR1 /* Enable cache */
|
|
move.l #0x80000100, %d0 /* Setup cache mask */
|
|
movec %d0, %CACR /* Enable cache */
|
|
moveq #1, %d0
|
|
move.l %d0, icache_state
|
|
rts
|
|
#endif
|
|
|
|
#ifdef CONFIG_M5282
|
|
.globl icache_enable
|
|
icache_enable:
|
|
move.l #0x01000000, %d0 /* Invalidate cache cmd */
|
|
movec %d0, %CACR /* Invalidate cache */
|
|
move.l #0x0000c000, %d0 /* Setup cache mask */
|
|
movec %d0, %ACR0 /* Enable cache */
|
|
move.l #0xff00c000, %d0 /* Setup cache mask */
|
|
movec %d0, %ACR1 /* Enable cache */
|
|
move.l #0x80400100, %d0 /* Setup cache mask, data cache disabel*/
|
|
movec %d0, %CACR /* Enable cache */
|
|
moveq #1, %d0
|
|
icache_state_access_1:
|
|
move.l %d0, icache_state
|
|
rts
|
|
#endif
|
|
|
|
#ifdef CONFIG_M5249
|
|
.globl icache_enable
|
|
icache_enable:
|
|
/*
|
|
* Note: The 5249 Documentation doesn't give a bit position for CINV!
|
|
* From the 5272 and the 5307 documentation, I have deduced that it is
|
|
* probably CACR[24]. Should someone say something to Motorola?
|
|
* ~Jeremy
|
|
*/
|
|
move.l #0x01000000, %d0 /* Invalidate whole cache */
|
|
move.c %d0,%CACR
|
|
move.l #0xff00c000, %d0 /* Set FLASH cachable: always match (SM=0b10) */
|
|
move.c %d0, %ACR0
|
|
move.l #0x0000c000, %d0 /* Set SDRAM cachable: always match (SM=0b10) */
|
|
move.c %d0, %ACR1
|
|
move.l #0x90000200, %d0 /* Set cache enable cmd */
|
|
move.c %d0,%CACR
|
|
moveq #1, %d0
|
|
move.l %d0, icache_state
|
|
rts
|
|
#endif
|
|
|
|
.globl icache_disable
|
|
icache_disable:
|
|
move.l #0x00000100, %d0 /* Setup cache mask */
|
|
movec %d0, %CACR /* Enable cache */
|
|
clr.l %d0 /* Setup cache mask */
|
|
movec %d0, %ACR0 /* Enable cache */
|
|
movec %d0, %ACR1 /* Enable cache */
|
|
moveq #0, %d0
|
|
icache_state_access_2:
|
|
move.l %d0, icache_state
|
|
rts
|
|
|
|
.globl icache_status
|
|
icache_status:
|
|
icache_state_access_3:
|
|
move.l icache_state, %d0
|
|
rts
|
|
|
|
.data
|
|
icache_state:
|
|
.long 0 /* cache is diabled on inirialization */
|
|
|
|
/*------------------------------------------------------------------------------*/
|
|
|
|
.globl version_string
|
|
version_string:
|
|
.ascii U_BOOT_VERSION
|
|
.ascii " (", __DATE__, " - ", __TIME__, ")"
|
|
.ascii CONFIG_IDENT_STRING, "\0"
|