mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 07:57:21 +00:00
60120071da
Add pinmux for USB1 and enable it as a peripheral port in U-Boot specific dtsi since U-Boot does not support OTG. Disable USB0 as its not available on the baseboard. Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
367 lines
8.7 KiB
Text
367 lines
8.7 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
|
|
*/
|
|
|
|
#include <dt-bindings/pinctrl/k3.h>
|
|
#include <dt-bindings/dma/k3-udma.h>
|
|
#include <dt-bindings/net/ti-dp83867.h>
|
|
|
|
/ {
|
|
chosen {
|
|
stdout-path = "serial2:115200n8";
|
|
};
|
|
|
|
aliases {
|
|
serial2 = &main_uart0;
|
|
ethernet0 = &cpsw_port1;
|
|
};
|
|
};
|
|
|
|
&cbass_main{
|
|
u-boot,dm-spl;
|
|
|
|
sdhci1: sdhci@04FA0000 {
|
|
compatible = "ti,am654-sdhci-5.1";
|
|
reg = <0x0 0x4FA0000 0x0 0x1000>,
|
|
<0x0 0x4FB0000 0x0 0x400>;
|
|
clocks =<&k3_clks 48 0>, <&k3_clks 48 1>;
|
|
clock-names = "clk_ahb", "clk_xin";
|
|
power-domains = <&k3_pds 48 TI_SCI_PD_EXCLUSIVE>;
|
|
max-frequency = <25000000>;
|
|
ti,otap-del-sel = <0x2>;
|
|
ti,trm-icp = <0x8>;
|
|
};
|
|
|
|
};
|
|
|
|
&cbass_mcu {
|
|
u-boot,dm-spl;
|
|
|
|
navss_mcu: navss-mcu {
|
|
compatible = "simple-bus";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
ti,sci-dev-id = <119>;
|
|
|
|
mcu_ringacc: ringacc@2b800000 {
|
|
compatible = "ti,am654-navss-ringacc";
|
|
reg = <0x0 0x2b800000 0x0 0x400000>,
|
|
<0x0 0x2b000000 0x0 0x400000>,
|
|
<0x0 0x28590000 0x0 0x100>,
|
|
<0x0 0x2a500000 0x0 0x40000>;
|
|
reg-names = "rt", "fifos",
|
|
"proxy_gcfg", "proxy_target";
|
|
ti,num-rings = <286>;
|
|
ti,sci-rm-range-gp-rings = <0x2>; /* GP ring range */
|
|
ti,dma-ring-reset-quirk;
|
|
ti,sci = <&dmsc>;
|
|
ti,sci-dev-id = <195>;
|
|
};
|
|
|
|
mcu_udmap: udmap@285c0000 {
|
|
compatible = "ti,k3-navss-udmap";
|
|
reg = <0x0 0x285c0000 0x0 0x100>,
|
|
<0x0 0x2a800000 0x0 0x40000>,
|
|
<0x0 0x2aa00000 0x0 0x40000>;
|
|
reg-names = "gcfg", "rchanrt", "tchanrt";
|
|
#dma-cells = <3>;
|
|
|
|
ti,ringacc = <&mcu_ringacc>;
|
|
ti,psil-base = <0x6000>;
|
|
|
|
ti,sci = <&dmsc>;
|
|
ti,sci-dev-id = <194>;
|
|
|
|
ti,sci-rm-range-tchan = <0x1>, /* TX_HCHAN */
|
|
<0x2>; /* TX_CHAN */
|
|
ti,sci-rm-range-rchan = <0x3>, /* RX_HCHAN */
|
|
<0x4>; /* RX_CHAN */
|
|
ti,sci-rm-range-rflow = <0x5>; /* GP RFLOW */
|
|
dma-coherent;
|
|
};
|
|
};
|
|
|
|
mcu_conf: scm_conf@40f00000 {
|
|
compatible = "syscon";
|
|
reg = <0x0 0x40f00000 0x0 0x20000>;
|
|
};
|
|
|
|
mcu_cpsw: cpsw_nuss@046000000 {
|
|
compatible = "ti,am654-cpsw-nuss";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
reg = <0x0 0x46000000 0x0 0x200000>;
|
|
reg-names = "cpsw_nuss";
|
|
ranges;
|
|
dma-coherent;
|
|
clocks = <&k3_clks 5 10>;
|
|
clock-names = "fck";
|
|
power-domains = <&k3_pds 5 TI_SCI_PD_EXCLUSIVE>;
|
|
ti,psil-base = <0x7000>;
|
|
|
|
dmas = <&mcu_udmap &mcu_cpsw 0 UDMA_DIR_TX>,
|
|
<&mcu_udmap &mcu_cpsw 1 UDMA_DIR_TX>,
|
|
<&mcu_udmap &mcu_cpsw 2 UDMA_DIR_TX>,
|
|
<&mcu_udmap &mcu_cpsw 3 UDMA_DIR_TX>,
|
|
<&mcu_udmap &mcu_cpsw 4 UDMA_DIR_TX>,
|
|
<&mcu_udmap &mcu_cpsw 5 UDMA_DIR_TX>,
|
|
<&mcu_udmap &mcu_cpsw 6 UDMA_DIR_TX>,
|
|
<&mcu_udmap &mcu_cpsw 7 UDMA_DIR_TX>,
|
|
<&mcu_udmap &mcu_cpsw 0 UDMA_DIR_RX>;
|
|
dma-names = "tx0", "tx1", "tx2", "tx3",
|
|
"tx4", "tx5", "tx6", "tx7",
|
|
"rx";
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
host: host@0 {
|
|
reg = <0>;
|
|
ti,label = "host";
|
|
};
|
|
|
|
cpsw_port1: port@1 {
|
|
reg = <1>;
|
|
ti,mac-only;
|
|
ti,label = "port1";
|
|
ti,syscon-efuse = <&mcu_conf 0x200>;
|
|
};
|
|
};
|
|
|
|
davinci_mdio: mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
bus_freq = <1000000>;
|
|
};
|
|
|
|
ti,psil-config0 {
|
|
linux,udma-mode = <UDMA_PKT_MODE>;
|
|
statictr-type = <PSIL_STATIC_TR_NONE>;
|
|
ti,needs-epib;
|
|
ti,psd-size = <16>;
|
|
};
|
|
|
|
ti,psil-config1 {
|
|
linux,udma-mode = <UDMA_PKT_MODE>;
|
|
statictr-type = <PSIL_STATIC_TR_NONE>;
|
|
ti,needs-epib;
|
|
ti,psd-size = <16>;
|
|
};
|
|
|
|
ti,psil-config2 {
|
|
linux,udma-mode = <UDMA_PKT_MODE>;
|
|
statictr-type = <PSIL_STATIC_TR_NONE>;
|
|
ti,needs-epib;
|
|
ti,psd-size = <16>;
|
|
};
|
|
|
|
ti,psil-config3 {
|
|
linux,udma-mode = <UDMA_PKT_MODE>;
|
|
statictr-type = <PSIL_STATIC_TR_NONE>;
|
|
ti,needs-epib;
|
|
ti,psd-size = <16>;
|
|
};
|
|
|
|
ti,psil-config4 {
|
|
linux,udma-mode = <UDMA_PKT_MODE>;
|
|
statictr-type = <PSIL_STATIC_TR_NONE>;
|
|
ti,needs-epib;
|
|
ti,psd-size = <16>;
|
|
};
|
|
|
|
ti,psil-config5 {
|
|
linux,udma-mode = <UDMA_PKT_MODE>;
|
|
statictr-type = <PSIL_STATIC_TR_NONE>;
|
|
ti,needs-epib;
|
|
ti,psd-size = <16>;
|
|
};
|
|
|
|
ti,psil-config6 {
|
|
linux,udma-mode = <UDMA_PKT_MODE>;
|
|
statictr-type = <PSIL_STATIC_TR_NONE>;
|
|
ti,needs-epib;
|
|
ti,psd-size = <16>;
|
|
};
|
|
|
|
ti,psil-config7 {
|
|
linux,udma-mode = <UDMA_PKT_MODE>;
|
|
statictr-type = <PSIL_STATIC_TR_NONE>;
|
|
ti,needs-epib;
|
|
ti,psd-size = <16>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&cbass_wakeup {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&secure_proxy_main {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&dmsc {
|
|
u-boot,dm-spl;
|
|
k3_sysreset: sysreset-controller {
|
|
compatible = "ti,sci-sysreset";
|
|
u-boot,dm-spl;
|
|
};
|
|
};
|
|
|
|
&k3_pds {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&k3_clks {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&k3_reset {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&wkup_pmx0 {
|
|
u-boot,dm-spl;
|
|
|
|
wkup_i2c0_pins_default {
|
|
u-boot,dm-spl;
|
|
};
|
|
};
|
|
|
|
&main_pmx0 {
|
|
u-boot,dm-spl;
|
|
main_uart0_pins_default: main_uart0_pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_IOPAD(0x01e4, PIN_INPUT, 0) /* (AF11) UART0_RXD */
|
|
AM65X_IOPAD(0x01e8, PIN_OUTPUT, 0) /* (AE11) UART0_TXD */
|
|
AM65X_IOPAD(0x01ec, PIN_INPUT, 0) /* (AG11) UART0_CTSn */
|
|
AM65X_IOPAD(0x01f0, PIN_OUTPUT, 0) /* (AD11) UART0_RTSn */
|
|
>;
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
main_mmc0_pins_default: main_mmc0_pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_IOPAD(0x01a8, PIN_INPUT_PULLDOWN, 0) /* (B25) MMC0_CLK */
|
|
AM65X_IOPAD(0x01aC, PIN_INPUT_PULLUP, 0) /* (B27) MMC0_CMD */
|
|
AM65X_IOPAD(0x01a4, PIN_INPUT_PULLUP, 0) /* (A26) MMC0_DAT0 */
|
|
AM65X_IOPAD(0x01a0, PIN_INPUT_PULLUP, 0) /* (E25) MMC0_DAT1 */
|
|
AM65X_IOPAD(0x019c, PIN_INPUT_PULLUP, 0) /* (C26) MMC0_DAT2 */
|
|
AM65X_IOPAD(0x0198, PIN_INPUT_PULLUP, 0) /* (A25) MMC0_DAT3 */
|
|
AM65X_IOPAD(0x0194, PIN_INPUT_PULLUP, 0) /* (E24) MMC0_DAT4 */
|
|
AM65X_IOPAD(0x0190, PIN_INPUT_PULLUP, 0) /* (A24) MMC0_DAT5 */
|
|
AM65X_IOPAD(0x018c, PIN_INPUT_PULLUP, 0) /* (B26) MMC0_DAT6 */
|
|
AM65X_IOPAD(0x0188, PIN_INPUT_PULLUP, 0) /* (D25) MMC0_DAT7 */
|
|
AM65X_IOPAD(0x01b4, PIN_INPUT_PULLUP, 0) /* (A23) MMC0_SDCD */
|
|
AM65X_IOPAD(0x01b0, PIN_INPUT, 0) /* (C25) MMC0_DS */
|
|
>;
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
main_mmc1_pins_default: main_mmc1_pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_IOPAD(0x02d4, PIN_INPUT_PULLDOWN, 0) /* (C27) MMC1_CLK */
|
|
AM65X_IOPAD(0x02d8, PIN_INPUT_PULLUP, 0) /* (C28) MMC1_CMD */
|
|
AM65X_IOPAD(0x02d0, PIN_INPUT_PULLUP, 0) /* (D28) MMC1_DAT0 */
|
|
AM65X_IOPAD(0x02cc, PIN_INPUT_PULLUP, 0) /* (E27) MMC1_DAT1 */
|
|
AM65X_IOPAD(0x02c8, PIN_INPUT_PULLUP, 0) /* (D26) MMC1_DAT2 */
|
|
AM65X_IOPAD(0x02c4, PIN_INPUT_PULLUP, 0) /* (D27) MMC1_DAT3 */
|
|
AM65X_IOPAD(0x02dc, PIN_INPUT_PULLUP, 0) /* (B24) MMC1_SDCD */
|
|
AM65X_IOPAD(0x02e0, PIN_INPUT, 0) /* (C24) MMC1_SDWP */
|
|
>;
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
};
|
|
|
|
&main_pmx1 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&wkup_pmx0 {
|
|
mcu_cpsw_pins_default: mcu_cpsw_pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_WKUP_IOPAD(0x0058, PIN_OUTPUT, 0) /* (N4) MCU_RGMII1_TX_CTL */
|
|
AM65X_WKUP_IOPAD(0x005c, PIN_INPUT, 0) /* (N5) MCU_RGMII1_RX_CTL */
|
|
AM65X_WKUP_IOPAD(0x0060, PIN_OUTPUT, 0) /* (M2) MCU_RGMII1_TD3 */
|
|
AM65X_WKUP_IOPAD(0x0064, PIN_OUTPUT, 0) /* (M3) MCU_RGMII1_TD2 */
|
|
AM65X_WKUP_IOPAD(0x0068, PIN_OUTPUT, 0) /* (M4) MCU_RGMII1_TD1 */
|
|
AM65X_WKUP_IOPAD(0x006c, PIN_OUTPUT, 0) /* (M5) MCU_RGMII1_TD0 */
|
|
AM65X_WKUP_IOPAD(0x0078, PIN_INPUT, 0) /* (L2) MCU_RGMII1_RD3 */
|
|
AM65X_WKUP_IOPAD(0x007c, PIN_INPUT, 0) /* (L5) MCU_RGMII1_RD2 */
|
|
AM65X_WKUP_IOPAD(0x0080, PIN_INPUT, 0) /* (M6) MCU_RGMII1_RD1 */
|
|
AM65X_WKUP_IOPAD(0x0084, PIN_INPUT, 0) /* (L6) MCU_RGMII1_RD0 */
|
|
AM65X_WKUP_IOPAD(0x0070, PIN_INPUT, 0) /* (N1) MCU_RGMII1_TXC */
|
|
AM65X_WKUP_IOPAD(0x0074, PIN_INPUT, 0) /* (M1) MCU_RGMII1_RXC */
|
|
>;
|
|
};
|
|
|
|
mcu_mdio_pins_default: mcu_mdio1_pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_WKUP_IOPAD(0x008c, PIN_OUTPUT, 0) /* (L1) MCU_MDIO0_MDC */
|
|
AM65X_WKUP_IOPAD(0x0088, PIN_INPUT, 0) /* (L4) MCU_MDIO0_MDIO */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&main_uart0 {
|
|
u-boot,dm-spl;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_uart0_pins_default>;
|
|
status = "okay";
|
|
};
|
|
|
|
&sdhci0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&sdhci1 {
|
|
u-boot,dm-spl;
|
|
status = "okay";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&main_mmc1_pins_default>;
|
|
sdhci-caps-mask = <0x7 0x0>;
|
|
ti,driver-strength-ohm = <50>;
|
|
};
|
|
|
|
&mcu_cpsw {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>;
|
|
};
|
|
|
|
&davinci_mdio {
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
/* TODO: phy reset: TCA9555RTWR(i2c:0x21)[p04].GPIO_MCU_RGMII_RSTN */
|
|
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
|
|
ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
|
|
};
|
|
};
|
|
|
|
&cpsw_port1 {
|
|
phy-mode = "rgmii-rxid";
|
|
phy-handle = <&phy0>;
|
|
};
|
|
|
|
&mcu_cpsw {
|
|
reg = <0x0 0x46000000 0x0 0x200000>,
|
|
<0x0 0x40f00200 0x0 0x2>;
|
|
reg-names = "cpsw_nuss", "mac_efuse";
|
|
|
|
cpsw-phy-sel@40f04040 {
|
|
compatible = "ti,am654-cpsw-phy-sel";
|
|
reg= <0x0 0x40f04040 0x0 0x4>;
|
|
reg-names = "gmii-sel";
|
|
};
|
|
};
|
|
|
|
&wkup_i2c0 {
|
|
u-boot,dm-spl;
|
|
};
|
|
|
|
&usb1 {
|
|
dr_mode = "peripheral";
|
|
};
|