mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 07:57:21 +00:00
b5e01eecc8
GP EVM has 1GB DDR3 attached(Part no: MT41K512M8RH). Adding details for the same. Below is the brief description of DDR3 init sequence(SW leveling): -> Enable VTT regulator -> Configure VTP -> Configure DDR IO settings -> Disable initialization and refreshes until EMIF registers are programmed. -> Program Timing registers -> Program leveling registers -> Program PHY control and Temp alert and ZQ config registers. -> Enable initialization and refreshes and configure SDRAM CONFIG register Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> |
||
|---|---|---|
| .. | ||
| board.c | ||
| clock.c | ||
| clock_am33xx.c | ||
| clock_am43xx.c | ||
| clock_ti814x.c | ||
| clock_ti816x.c | ||
| config.mk | ||
| ddr.c | ||
| emif4.c | ||
| Makefile | ||
| mem.c | ||
| mux.c | ||
| sys_info.c | ||
| u-boot-spl.lds | ||