mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-25 12:33:41 +00:00
312db9f75f
Since the changes in a1e56cf
the way that we had board_mmc_init()
structured for OMAP parts (so that we always report device 0) are no
longer functional. For now, make the case of booting from the second
device initialize both devices (we have no devices that only have the
second device as MMC). A further rework and consolidation of the
functions should be done at a later date.
Tested on Beaglebone Black (SD and eMMC boot).
Reported-by: Vagrant Cascadian <vagrant@debian.org>
Signed-off-by: Tom Rini <trini@konsulko.com>
247 lines
5.9 KiB
C
247 lines
5.9 KiB
C
/*
|
|
* boot-common.c
|
|
*
|
|
* Common bootmode functions for omap based boards
|
|
*
|
|
* Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <ahci.h>
|
|
#include <spl.h>
|
|
#include <asm/omap_common.h>
|
|
#include <asm/arch/omap.h>
|
|
#include <asm/arch/mmc_host_def.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <watchdog.h>
|
|
#include <scsi.h>
|
|
#include <i2c.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
__weak u32 omap_sys_boot_device(void)
|
|
{
|
|
return BOOT_DEVICE_NONE;
|
|
}
|
|
|
|
void save_omap_boot_params(void)
|
|
{
|
|
u32 boot_params = *((u32 *)OMAP_SRAM_SCRATCH_BOOT_PARAMS);
|
|
struct omap_boot_parameters *omap_boot_params;
|
|
int sys_boot_device = 0;
|
|
u32 boot_device;
|
|
u32 boot_mode;
|
|
|
|
if ((boot_params < NON_SECURE_SRAM_START) ||
|
|
(boot_params > NON_SECURE_SRAM_END))
|
|
return;
|
|
|
|
omap_boot_params = (struct omap_boot_parameters *)boot_params;
|
|
|
|
boot_device = omap_boot_params->boot_device;
|
|
boot_mode = MMCSD_MODE_UNDEFINED;
|
|
|
|
/* Boot device */
|
|
|
|
#ifdef BOOT_DEVICE_NAND_I2C
|
|
/*
|
|
* Re-map NAND&I2C boot-device to the "normal" NAND boot-device.
|
|
* Otherwise the SPL boot IF can't handle this device correctly.
|
|
* Somehow booting with Hynix 4GBit NAND H27U4G8 on Siemens
|
|
* Draco leads to this boot-device passed to SPL from the BootROM.
|
|
*/
|
|
if (boot_device == BOOT_DEVICE_NAND_I2C)
|
|
boot_device = BOOT_DEVICE_NAND;
|
|
#endif
|
|
#ifdef BOOT_DEVICE_QSPI_4
|
|
/*
|
|
* We get different values for QSPI_1 and QSPI_4 being used, but
|
|
* don't actually care about this difference. Rather than
|
|
* mangle the later code, if we're coming in as QSPI_4 just
|
|
* change to the QSPI_1 value.
|
|
*/
|
|
if (boot_device == BOOT_DEVICE_QSPI_4)
|
|
boot_device = BOOT_DEVICE_SPI;
|
|
#endif
|
|
/*
|
|
* When booting from peripheral booting, the boot device is not usable
|
|
* as-is (unless there is support for it), so the boot device is instead
|
|
* figured out using the SYS_BOOT pins.
|
|
*/
|
|
switch (boot_device) {
|
|
#if defined(BOOT_DEVICE_UART) && !defined(CONFIG_SPL_YMODEM_SUPPORT)
|
|
case BOOT_DEVICE_UART:
|
|
sys_boot_device = 1;
|
|
break;
|
|
#endif
|
|
#if defined(BOOT_DEVICE_USB) && !defined(CONFIG_SPL_USB_SUPPORT)
|
|
case BOOT_DEVICE_USB:
|
|
sys_boot_device = 1;
|
|
break;
|
|
#endif
|
|
#if defined(BOOT_DEVICE_USBETH) && !defined(CONFIG_SPL_USBETH_SUPPORT)
|
|
case BOOT_DEVICE_USBETH:
|
|
sys_boot_device = 1;
|
|
break;
|
|
#endif
|
|
#if defined(BOOT_DEVICE_CPGMAC) && !defined(CONFIG_SPL_ETH_SUPPORT)
|
|
case BOOT_DEVICE_CPGMAC:
|
|
sys_boot_device = 1;
|
|
break;
|
|
#endif
|
|
}
|
|
|
|
if (sys_boot_device) {
|
|
boot_device = omap_sys_boot_device();
|
|
|
|
/* MMC raw mode will fallback to FS mode. */
|
|
if ((boot_device >= MMC_BOOT_DEVICES_START) &&
|
|
(boot_device <= MMC_BOOT_DEVICES_END))
|
|
boot_mode = MMCSD_MODE_RAW;
|
|
}
|
|
|
|
gd->arch.omap_boot_device = boot_device;
|
|
|
|
/* Boot mode */
|
|
|
|
#ifdef CONFIG_OMAP34XX
|
|
if ((boot_device >= MMC_BOOT_DEVICES_START) &&
|
|
(boot_device <= MMC_BOOT_DEVICES_END)) {
|
|
switch (boot_device) {
|
|
case BOOT_DEVICE_MMC1:
|
|
boot_mode = MMCSD_MODE_FS;
|
|
break;
|
|
case BOOT_DEVICE_MMC2:
|
|
boot_mode = MMCSD_MODE_RAW;
|
|
break;
|
|
}
|
|
}
|
|
#else
|
|
/*
|
|
* If the boot device was dynamically changed and doesn't match what
|
|
* the bootrom initially booted, we cannot use the boot device
|
|
* descriptor to figure out the boot mode.
|
|
*/
|
|
if ((boot_device == omap_boot_params->boot_device) &&
|
|
(boot_device >= MMC_BOOT_DEVICES_START) &&
|
|
(boot_device <= MMC_BOOT_DEVICES_END)) {
|
|
boot_params = omap_boot_params->boot_device_descriptor;
|
|
if ((boot_params < NON_SECURE_SRAM_START) ||
|
|
(boot_params > NON_SECURE_SRAM_END))
|
|
return;
|
|
|
|
boot_params = *((u32 *)(boot_params + DEVICE_DATA_OFFSET));
|
|
if ((boot_params < NON_SECURE_SRAM_START) ||
|
|
(boot_params > NON_SECURE_SRAM_END))
|
|
return;
|
|
|
|
boot_mode = *((u32 *)(boot_params + BOOT_MODE_OFFSET));
|
|
|
|
if (boot_mode != MMCSD_MODE_FS &&
|
|
boot_mode != MMCSD_MODE_RAW)
|
|
#ifdef CONFIG_SUPPORT_EMMC_BOOT
|
|
boot_mode = MMCSD_MODE_EMMCBOOT;
|
|
#else
|
|
boot_mode = MMCSD_MODE_UNDEFINED;
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
gd->arch.omap_boot_mode = boot_mode;
|
|
|
|
#if !defined(CONFIG_TI814X) && !defined(CONFIG_TI816X) && \
|
|
!defined(CONFIG_AM33XX) && !defined(CONFIG_AM43XX)
|
|
|
|
/* CH flags */
|
|
|
|
gd->arch.omap_ch_flags = omap_boot_params->ch_flags;
|
|
#endif
|
|
}
|
|
|
|
#ifdef CONFIG_SPL_BUILD
|
|
u32 spl_boot_device(void)
|
|
{
|
|
return gd->arch.omap_boot_device;
|
|
}
|
|
|
|
u32 spl_boot_mode(void)
|
|
{
|
|
return gd->arch.omap_boot_mode;
|
|
}
|
|
|
|
void spl_board_init(void)
|
|
{
|
|
/*
|
|
* Save the boot parameters passed from romcode.
|
|
* We cannot delay the saving further than this,
|
|
* to prevent overwrites.
|
|
*/
|
|
save_omap_boot_params();
|
|
|
|
/* Prepare console output */
|
|
preloader_console_init();
|
|
|
|
#if defined(CONFIG_SPL_NAND_SUPPORT) || defined(CONFIG_SPL_ONENAND_SUPPORT)
|
|
gpmc_init();
|
|
#endif
|
|
#ifdef CONFIG_SPL_I2C_SUPPORT
|
|
i2c_init(CONFIG_SYS_OMAP24_I2C_SPEED, CONFIG_SYS_OMAP24_I2C_SLAVE);
|
|
#endif
|
|
#if defined(CONFIG_AM33XX) && defined(CONFIG_SPL_MUSB_NEW_SUPPORT)
|
|
arch_misc_init();
|
|
#endif
|
|
#if defined(CONFIG_HW_WATCHDOG)
|
|
hw_watchdog_init();
|
|
#endif
|
|
#ifdef CONFIG_AM33XX
|
|
am33xx_spl_board_init();
|
|
#endif
|
|
}
|
|
|
|
int board_mmc_init(bd_t *bis)
|
|
{
|
|
switch (spl_boot_device()) {
|
|
case BOOT_DEVICE_MMC1:
|
|
omap_mmc_init(0, 0, 0, -1, -1);
|
|
break;
|
|
case BOOT_DEVICE_MMC2:
|
|
case BOOT_DEVICE_MMC2_2:
|
|
omap_mmc_init(0, 0, 0, -1, -1);
|
|
omap_mmc_init(1, 0, 0, -1, -1);
|
|
break;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
void __noreturn jump_to_image_no_args(struct spl_image_info *spl_image)
|
|
{
|
|
typedef void __noreturn (*image_entry_noargs_t)(u32 *);
|
|
image_entry_noargs_t image_entry =
|
|
(image_entry_noargs_t) spl_image->entry_point;
|
|
|
|
u32 boot_params = *((u32 *)OMAP_SRAM_SCRATCH_BOOT_PARAMS);
|
|
|
|
debug("image entry point: 0x%X\n", spl_image->entry_point);
|
|
/* Pass the saved boot_params from rom code */
|
|
image_entry((u32 *)boot_params);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SCSI_AHCI_PLAT
|
|
void arch_preboot_os(void)
|
|
{
|
|
ahci_reset((void __iomem *)DWC_AHSATA_BASE);
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_USB_FUNCTION_FASTBOOT) && !defined(CONFIG_ENV_IS_NOWHERE)
|
|
int fb_set_reboot_flag(void)
|
|
{
|
|
printf("Setting reboot to fastboot flag ...\n");
|
|
setenv("dofastboot", "1");
|
|
saveenv();
|
|
return 0;
|
|
}
|
|
#endif
|