mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-03 09:59:44 +00:00
393cb36199
As per new naming convention for Samsung SoC's, all Cortex-A9 and Cortex-A15 based SoC's will be classified under the name Exynos. Cortex-A9 and Cortex-A15 based SoC's will be sub-classified as Exynos4 and Exynos5 respectively. In order to better adapt and reuse code across various upcoming Samsung Exynos based boards, all uses of s5pc210 prefix/suffix/directory-names are renamed in this patch. s5pc210 is renamed as exynos4210 and S5PC210/s5pc210 suffix/prefix are renamed as exynos4/EXYNOS4. Signed-off-by: Chander Kashyap <chander.kashyap@linaro.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
68 lines
2 KiB
C
68 lines
2 KiB
C
/*
|
|
* Copyright (C) 2009 Samsung Electronics
|
|
* Kyungmin Park <kyungmin.park@samsung.com>
|
|
* Minkyu Kang <mk7.kang@samsung.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __ASM_ARM_ARCH_PWM_H_
|
|
#define __ASM_ARM_ARCH_PWM_H_
|
|
|
|
#define PRESCALER_0 (8 - 1) /* prescaler of timer 0, 1 */
|
|
#define PRESCALER_1 (16 - 1) /* prescaler of timer 2, 3, 4 */
|
|
|
|
/* Divider MUX */
|
|
#define MUX_DIV_1 0 /* 1/1 period */
|
|
#define MUX_DIV_2 1 /* 1/2 period */
|
|
#define MUX_DIV_4 2 /* 1/4 period */
|
|
#define MUX_DIV_8 3 /* 1/8 period */
|
|
#define MUX_DIV_16 4 /* 1/16 period */
|
|
|
|
#define MUX_DIV_SHIFT(x) (x * 4)
|
|
|
|
#define TCON_OFFSET(x) ((x + 1) * (!!x) << 2)
|
|
|
|
#define TCON_START(x) (1 << TCON_OFFSET(x))
|
|
#define TCON_UPDATE(x) (1 << (TCON_OFFSET(x) + 1))
|
|
#define TCON_INVERTER(x) (1 << (TCON_OFFSET(x) + 2))
|
|
#define TCON_AUTO_RELOAD(x) (1 << (TCON_OFFSET(x) + 3))
|
|
#define TCON4_AUTO_RELOAD (1 << 22)
|
|
|
|
#ifndef __ASSEMBLY__
|
|
struct s5p_timer {
|
|
unsigned int tcfg0;
|
|
unsigned int tcfg1;
|
|
unsigned int tcon;
|
|
unsigned int tcntb0;
|
|
unsigned int tcmpb0;
|
|
unsigned int tcnto0;
|
|
unsigned int tcntb1;
|
|
unsigned int tcmpb1;
|
|
unsigned int tcnto1;
|
|
unsigned int tcntb2;
|
|
unsigned int tcmpb2;
|
|
unsigned int tcnto2;
|
|
unsigned int tcntb3;
|
|
unsigned int res1;
|
|
unsigned int tcnto3;
|
|
unsigned int tcntb4;
|
|
unsigned int tcnto4;
|
|
unsigned int tintcstat;
|
|
};
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#endif
|