mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 01:38:22 +00:00
48c6f9777c
The Gateworks imx8mp-venice-gw7905-2x consists of a SOM + baseboard. The GW702x SOM contains the following: - i.MX8M Plus SoC - LPDDR4 memory - eMMC Boot device - Gateworks System Controller (GSC) with integrated EEPROM, button controller, and ADC's - PMIC - SOM connector providing: - eQoS GbE MII - 1x SPI - 2x I2C - 4x UART - 2x USB 3.0 - 1x PCI - 1x SDIO (4-bit 3.3V) - 1x SDIO (4-bit 3.3V/1.8V) - GPIO The GW7905 Baseboard contains the following: - GPS - microSD - off-board I/O connector with I2C, SPI, GPIO - EERPOM - PCIe clock generator - 1x full-length miniPCIe socket with PCI/USB3 (via mux) and USB2.0 - 1x half-length miniPCIe socket with USB2.0 and USB3.0 - USB 3.0 HUB - USB Type-C with USB PD Sink capability and peripheral support - USB Type-C with USB 3.0 host support Signed-off-by: Tim Harvey <tharvey@gateworks.com>
23 lines
732 B
C
23 lines
732 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright 2021 Gateworks Corporation
|
|
*/
|
|
|
|
#ifndef __LPDDR4_TIMING_H__
|
|
#define __LPDDR4_TIMING_H__
|
|
|
|
#ifdef CONFIG_IMX8MM
|
|
extern struct dram_timing_info dram_timing_512mb;
|
|
extern struct dram_timing_info dram_timing_1gb;
|
|
extern struct dram_timing_info dram_timing_2gb;
|
|
extern struct dram_timing_info dram_timing_4gb;
|
|
#elif CONFIG_IMX8MN
|
|
extern struct dram_timing_info dram_timing_1gb_single_die;
|
|
extern struct dram_timing_info dram_timing_2gb_single_die;
|
|
extern struct dram_timing_info dram_timing_2gb_dual_die;
|
|
#elif CONFIG_IMX8MP
|
|
extern struct dram_timing_info dram_timing_1gb_single_die;
|
|
extern struct dram_timing_info dram_timing_4gb_dual_die;
|
|
#endif
|
|
|
|
#endif /* __LPDDR4_TIMING_H__ */
|