mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 20:54:31 +00:00
b58385df3a
Add missing L3 cache flush functionality which absence prevents Linux kernel from normal boot in case the L3 cache is enabled by ATF. The L3 cache is named the "last level" cache in order to keep the terminology similar to the ATF code. This cache should not be disabled by u-boot since the Linux kernel cannot activate it, so it is activates at ATF stage. However the cache flush is required for preventing data corruption after disabling the MMU and the data cache before passing control to the loaded Linux image. Signed-off-by: Konstantin Porotchkin <kostap@marvell.com> Cc: Stefan Roese <sr@denx.de> Cc: Nadav Haklai <nadavh@marvell.com> Cc: Neta Zur Hershkovits <neta@marvell.com> Cc: Omri Itach <omrii@marvell.com> Cc: Igal Liberman <igall@marvell.com> Cc: Haim Boot <hayim@marvell.com> Cc: Hanna Hawa <hannah@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
21 lines
475 B
C
21 lines
475 B
C
/*
|
|
* Copyright (C) 2016 Marvell International Ltd.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
* https://spdx.org/licenses
|
|
*/
|
|
|
|
#ifndef _CACHE_LLC_H_
|
|
#define _CACHE_LLC_H_
|
|
|
|
/* Armada-7K/8K last level cache */
|
|
|
|
#define MVEBU_A8K_REGS_BASE_MSB 0xf000
|
|
#define LLC_BASE_ADDR 0x8000
|
|
#define LLC_CACHE_SYNC 0x700
|
|
#define LLC_CACHE_SYNC_COMPLETE 0x730
|
|
#define LLC_FLUSH_BY_WAY 0x7fc
|
|
#define LLC_WAY_MASK 0xffffffff
|
|
#define LLC_CACHE_SYNC_MASK 0x1
|
|
|
|
#endif /* _CACHE_LLC_H_ */
|