mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 01:38:22 +00:00
fe1eb9945b
In all reference designs the FCLK1 runs at 150MHz, but the bootloader doesn't set it up like that. Set the divider to 8 to generate the correct clock. Fixes (a.o.) the DMA speed being too slow. Signed-off-by: Mike Looijmans <mike.looijmans@topic.nl> Signed-off-by: Michal Simek <michal.simek@xilinx.com> |
||
---|---|---|
.. | ||
zynq-topic-miami | ||
zynq-topic-miamilite | ||
zynq-topic-miamiplus | ||
board.c | ||
MAINTAINERS | ||
Makefile |