mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 07:57:21 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
99 lines
3.3 KiB
C
99 lines
3.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2011 by Vladimir Zapolskiy <vz@mleia.com>
|
|
*/
|
|
|
|
#ifndef _LPC32XX_EMC_H
|
|
#define _LPC32XX_EMC_H
|
|
|
|
#include <asm/types.h>
|
|
|
|
/* EMC Registers */
|
|
struct emc_regs {
|
|
u32 ctrl; /* Controls operation of the EMC */
|
|
u32 status; /* Provides EMC status information */
|
|
u32 config; /* Configures operation of the EMC */
|
|
u32 reserved0[5];
|
|
u32 control; /* Controls dyn memory operation */
|
|
u32 refresh; /* Configures dyn memory refresh operation */
|
|
u32 read_config; /* Configures the dyn memory read strategy */
|
|
u32 reserved1;
|
|
u32 t_rp; /* Precharge command period */
|
|
u32 t_ras; /* Active to precharge command period */
|
|
u32 t_srex; /* Self-refresh exit time */
|
|
u32 reserved2[2];
|
|
u32 t_wr; /* Write recovery time */
|
|
u32 t_rc; /* Active to active command period */
|
|
u32 t_rfc; /* Auto-refresh period */
|
|
u32 t_xsr; /* Exit self-refresh to active command time */
|
|
u32 t_rrd; /* Active bank A to active bank B latency */
|
|
u32 t_mrd; /* Load mode register to active command time */
|
|
u32 t_cdlr; /* Last data in to read command time */
|
|
u32 reserved3[8];
|
|
u32 extended_wait; /* time for static memory rd/wr transfers */
|
|
u32 reserved4[31];
|
|
u32 config0; /* Configuration information for the SDRAM */
|
|
u32 rascas0; /* RAS and CAS latencies for the SDRAM */
|
|
u32 reserved5[6];
|
|
u32 config1; /* Configuration information for the SDRAM */
|
|
u32 rascas1; /* RAS and CAS latencies for the SDRAM */
|
|
u32 reserved6[54];
|
|
struct emc_stat_t {
|
|
u32 config; /* Static memory configuration */
|
|
u32 waitwen; /* Delay from chip select to write enable */
|
|
u32 waitoen; /* Delay to output enable */
|
|
u32 waitrd; /* Delay to a read access */
|
|
u32 waitpage; /* Delay for async page mode read */
|
|
u32 waitwr; /* Delay to a write access */
|
|
u32 waitturn; /* Number of bus turnaround cycles */
|
|
u32 reserved;
|
|
} stat[4];
|
|
u32 reserved7[96];
|
|
struct emc_ahb_t {
|
|
u32 control; /* Control register for AHB */
|
|
u32 status; /* Status register for AHB */
|
|
u32 timeout; /* Timeout register for AHB */
|
|
u32 reserved[5];
|
|
} ahb[5];
|
|
};
|
|
|
|
/* Static Memory Configuration Register bits */
|
|
#define EMC_STAT_CONFIG_WP (1 << 20)
|
|
#define EMC_STAT_CONFIG_EW (1 << 8)
|
|
#define EMC_STAT_CONFIG_PB (1 << 7)
|
|
#define EMC_STAT_CONFIG_PC (1 << 6)
|
|
#define EMC_STAT_CONFIG_PM (1 << 3)
|
|
#define EMC_STAT_CONFIG_32BIT (2 << 0)
|
|
#define EMC_STAT_CONFIG_16BIT (1 << 0)
|
|
#define EMC_STAT_CONFIG_8BIT (0 << 0)
|
|
|
|
/* Static Memory Delay Registers */
|
|
#define EMC_STAT_WAITWEN(n) (((n) - 1) & 0x0F)
|
|
#define EMC_STAT_WAITOEN(n) ((n) & 0x0F)
|
|
#define EMC_STAT_WAITRD(n) (((n) - 1) & 0x1F)
|
|
#define EMC_STAT_WAITPAGE(n) (((n) - 1) & 0x1F)
|
|
#define EMC_STAT_WAITWR(n) (((n) - 2) & 0x1F)
|
|
#define EMC_STAT_WAITTURN(n) (((n) - 1) & 0x0F)
|
|
|
|
/* EMC settings for DRAM */
|
|
struct emc_dram_settings {
|
|
u32 cmddelay;
|
|
u32 config0;
|
|
u32 rascas0;
|
|
u32 rdconfig;
|
|
u32 trp;
|
|
u32 tras;
|
|
u32 tsrex;
|
|
u32 twr;
|
|
u32 trc;
|
|
u32 trfc;
|
|
u32 txsr;
|
|
u32 trrd;
|
|
u32 tmrd;
|
|
u32 tcdlr;
|
|
u32 refresh;
|
|
u32 mode;
|
|
u32 emode;
|
|
};
|
|
|
|
#endif /* _LPC32XX_EMC_H */
|