mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-15 07:43:07 +00:00
a572041807
Enable CONFIG_TPL_SYS_MALLOC_F for boards which have a non-zero value for CONFIG_TPL_SYS_MALLOC_F_LEN Note that the default is yes in most cases, so no changes are needed to board defconfig options. Signed-off-by: Simon Glass <sjg@chromium.org>
62 lines
1.3 KiB
Text
62 lines
1.3 KiB
Text
if ROCKCHIP_RV1126
|
|
|
|
config TARGET_RV1126_NEU2
|
|
bool "Edgeble Neural Compute Module 2(Neu2) SoM"
|
|
help
|
|
Neu2:
|
|
Neural Compute Module 2(Neu2) is a 96boards SoM-CB compute module
|
|
based on Rockchip RV1126 from Edgeble AI.
|
|
Neu2 powered with Consumer grade (0 to +80 °C) RV1126 SoC.
|
|
Neu2k powered with Industrial grade (-40 °C to +85 °C) RV1126K SoC.
|
|
|
|
Neu2-IO:
|
|
Neural Compute Module 2(Neu2) IO board is an industrial form factor
|
|
IO board and Neu2 needs to mount on top of this IO board in order to
|
|
create complete Edgeble Neural Compute Module 2(Neu2) IO platform.
|
|
|
|
config SOC_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select HAS_CUSTOM_SYS_INIT_SP_ADDR
|
|
|
|
config ROCKCHIP_BOOT_MODE_REG
|
|
default 0xfe020200
|
|
|
|
config ROCKCHIP_STIMER_BASE
|
|
default 0xff670020
|
|
|
|
config SYS_SOC
|
|
default "rv1126"
|
|
|
|
config CUSTOM_SYS_INIT_SP_ADDR
|
|
default 0x800000
|
|
|
|
config SPL_STACK
|
|
default 0x600000
|
|
|
|
config SPL_STACK_R_ADDR
|
|
default 0x800000
|
|
|
|
config TPL_LDSCRIPT
|
|
default "arch/arm/mach-rockchip/u-boot-tpl.lds"
|
|
|
|
config TPL_STACK
|
|
default 0xff718000
|
|
|
|
config TPL_SYS_MALLOC_F
|
|
default y
|
|
|
|
config TPL_SYS_MALLOC_F_LEN
|
|
default 0x2000
|
|
|
|
config TPL_TEXT_BASE
|
|
default 0xff701000
|
|
|
|
config SYS_MALLOC_F_LEN
|
|
default 0x2000
|
|
|
|
config TEXT_BASE
|
|
default 0x600000
|
|
|
|
source board/edgeble/neural-compute-module-2/Kconfig
|
|
|
|
endif
|